AM2432BSDFHIALVR datasheet(116/242 Pages) TI

116 / 242 page

AM243x_PWR_UP

VDDSHV_MCU , VDDSHV0 , VDDSHV1 , VDDSHV2 , VDDSHV3 ,

(3)

VDDSHV4 , VDDSHV5 , VDDA_3P3_SDIO, VDDA_3P3_USB0,

(3)

VMON_3P3_SOC , VMON_3P3_MCU

(4)

VSYS, VMON_VSYS

VDDS_OSC, VDDSHV_MCU , VDDSHV0 , VDDSHV1 , VDDSHV2 , VDDSHV3 ,

(5)

VDDSHV4 , VDDSHV5 , VDDA_MCU, VDDA_ADC0, VDDA_PLL0, VDDA_PLL1,

(5)

VDDA_PLL2, VDDA_1P8_SERDES0, VDDA_1P8_USB0, VMON_1P8_MCU ,

(6)

VMON_1P8_SOC , VDDA_TEMP0, VDDA_TEMP1, VDDS_MMC0

(6)

VDDS_DDR , VDDS_DDR_C

(7)

VDD_CORE, VDDR_CORE , VDDA_0P85_SERDES0_C,

(8)

VDDA_0P85_SERDES0, VDDA_0P85_USB0,

VDD_DLL_MMC0, VDD_MCU0

VPP

(9)

MCU_PORz

MCU_OSC0_XI, MCU_OSC0_XO

Hi-Z

VSYS

VMON_VSYS

Note 1

Note 2

Figure 7-3. Power-Up Sequencing

1. VSYS represents the name of a supply which sources power to the entire system. This supply is expected to

be a pre-regulated supply that sources power management devices which source all other supplies.

2. VMON_VSYS input is used to monitor VSYS via an external resistor divider circuit. For more information,

see Section 9.2.5, System Power Supply Monitor Design Guidelines.

3. VDDSHV_MCU and VDDSHVx [x=0-5] are dual voltage IO supplies which can be operated at 1.8V or

3.3V depending on the application requirements. When any of the VDDSHV_MCU or VDDSHVx [x=0-5] IO

supplies are operating at 3.3V, they shall be ramped up with other 3.3V supplies during the 3.3V ramp period

defined by this waveform.

4. The VMON_3P3_MCU and VMON_3P3_SOC inputs are used to monitor supply voltage and shall be

connected to the respective 3.3V supply source.

5. VDDSHV_MCU and VDDSHVx [x=0-5] are dual voltage IO supplies which can be operated at 1.8V or

3.3V depending on the application requirements. When any of the VDDSHV_MCU or VDDSHVx [x=0-5] IO

supplies are operating at 1.8V, they shall be ramped up with other 1.8V supplies during the 1.8V ramp period

defined by this waveform.

6. The VMON_1P8_MCU and VMON_1P8_SOC inputs are used to monitor supply voltage and shall be

connected to the respective 1.8V supply source.

7. VDDS_DDR and VDDS_DDR_C are expected to be powered by the same source such that they ramp

together.

8. VDD_CORE and VDDR_CORE are expected to be powered by the same source such that they ramp

together.

9. VPP is the 1.8V eFuse programming supply, which shall be left floating (HiZ) or grounded during power-up/

down sequences and during normal device operation. This supply shall only be sourced while programming

eFuse.

AM2434, AM2432, AM2431

SPRSP65C – APRIL 2021 – REVISED MARCH 2022

www.ti.com

116

Submit Document Feedback

Product Folder Links: AM2434 AM2432 AM2431

AM2432BSDFHIALVR bảng dữ liệu(PDF) 116 Page - Texas Instruments

AM2432BSDFHIALVR bảng dữ liệu(HTML) 116 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL