ST25R3911B datasheet(21/116 Pages) STMICROELECTRONICS

21 / 116 page

Figure 10. SPI communication: writing a single byte

/SS

SCLK

MOSI

Two leading bits

indicate Mode

SCLK rising edge

Data transferred from MCU

SCLK falling edge

Data is sampled

Data is moved to

address <A5-A0>

Raising

edge

indicates

end of

Write Mode

Figure 11. SPI communication: writing multiple bytes

/SS raising edge

indicates end of

Write mode

Two leading 0s

indicate Write mode

SCLK falling edge

Data moved to

address <A5-A0>

0 0

/SS

SCLK

MOSI

SCLK falling edge

Data moved to

address <A5-A0> + 1

SCLK falling edge

Data moved to

address <A5-A0> + (n-1)

SCLK falling edge

Data moved to

address <A5-A0> + n

Reading data from addressable registers (Read mode)

After the SPI operation mode bits the address of register to be read has to be provided from the MSB to the LSB.

Then one or more data bytes are transferred to MISO output, always from the MSB to the LSB. As in case of the

write mode also the read mode supports auto-incrementing address.

MOSI is sampled at the falling edge of SCLK (like shown in the following diagrams), data to be read from the

ST25R3911B internal register is driven to MISO pin on rising edge of SCLK and is sampled by the master at the

falling edge of SCLK.

In case the register on defined address does not exist all 0 data is sent to MISO.

Figure 12 is an example for reading of single byte.

ST25R3911B

Application information

DS11793 - Rev 6

page 21/116

ST25R3911B bảng dữ liệu(PDF) 21 Page - STMicroelectronics

ST25R3911B bảng dữ liệu(HTML) 21 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL