ST25R3911B datasheet(64/116 Pages) STMICROELECTRONICS

64 / 116 page

1.3.10

Auxiliary definition register

Address: 09h

Type: RW

Table 35. Auxiliary definition register

Bit

Name

Default

Function

Comments(1)

no_crc_rx 0

1: Receive without CRC

Valid for all protocols, for ISO14443A REQA, WUPA and anticollision

receive without CRC is done automatically (2)

crc_2_fifo 0

1: Make CRC check, but put CRC bytes in

FIFO and add them to number of receive

bytes

Needed for EMV compliance

tr_am

0: OOK

1: AM

Set automatically by command Analog Preset, can be modified by

en_fd

1: Enable External Field Detector

External Field Detector with Peer Detection threshold is activated.

Preset for NFCIP-1 active communication mode

ook_hr

1: Put RFO driver in tristate during OOK

modulation

Valid for all protocols using OOK modulation (also in transparent

mode)

rx_tol

1: BPSK fc/32: more tolerant BPSK decoder

for bit rate fc/32, ISO14443A fc/128, NFCIP-1

fc/128: more tolerant processing of first byte

nfc_n1

Value of n for direct commands NFC Initial Field ON and NFC

Response Field ON (0 ... 3)

nfc_n0

1. Default setting takes place at power-up and after set default command.

2. Receive without CRC is done automatically when REQA and WUPA commands are sent using direct

commands Transmit REQA and Transmit WUPA, respectively, and in case anticollision is performed setting

bit antcl.

1.3.11

Receiver configuration register 1

Address: 0Ah

Type: RW

Table 36. Receiver configuration register 1

Bit

Name

Default

Function

Comments(1)

ch_sel

0: Enable AM channel

1: Enable PM channel

In case only one Rx channel is enabled in the Operation Control register

it defines which channel is enabled.

In case both channels are enabled and manual channel selection is

active, it defines which channel is used for receive framing.

amd_sel 0

0: Peak detector

1: Mixer

AM demodulator type select,

VHBR automatic preset to mixer

lp2

Low pass control (see Table 2. Low pass

control)

For automatic and other recommended filter settings, refer to

Table 3. Receiver filter selection and gain range.

lp1

lp0

h200

First and third stage zero setting

(see Table 1. First and third stage zero

setting)

h80

z12k

1. Default setting takes place at power-up and after set default command.

ST25R3911B

Registers

DS11793 - Rev 6

page 64/116

ST25R3911B bảng dữ liệu(PDF) 64 Page - STMicroelectronics

ST25R3911B bảng dữ liệu(HTML) 64 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL