MM9Z1 datasheet(84/452 Pages) NXP

84 / 452 page

NXP Semiconductors

MM9Z1_638

FUNCTIONAL DESCRIPTION AND APPLICATION INFORMATION

6.2.1.6.2.6

S12ZCPMU interrupt enable register (CPMUINT)

This register enables S12ZCPMU interrupt requests.

6.2.1.6.2.7

S12ZCPMU clock select register (CPMUCLKS)

This register controls S12ZCPMU clock selection.

Table 72. S12ZCPMU interrupt enable register (CPMUINT)

Module base + 0x0008

765

4321

RTIE

LOCKIE

OSCIE

Reset

000

0000

= Unimplemented or Reserved

Notes:

84.Read:

Anytime

Write: Anytime

Table 73. CPMUINT field descriptions

Field

Description

RTIE

Real Time Interrupt Enable Bit

Interrupt requests from RTI are disabled.

Interrupt will be requested whenever RTIF is set.

LOCKIE

PLL Lock Interrupt Enable Bit

PLL LOCK interrupt requests are disabled.

Interrupt will be requested whenever LOCKIF is set.

OSCIE

Oscillator Corrupt Interrupt Enable Bit

Oscillator Corrupt interrupt requests are disabled.

Interrupt will be requested whenever OSCIF is set.

Table 74. S12ZCPMU clock select register (CPMUCLKS)

Module Base + 0x0009

PLLSEL

PSTP

CSAD

COP

OSCSEL1

PRE

PCE

RTI

OSCSEL

COP

OSCSEL0

Reset

000

= Unimplemented or Reserved

Notes:

85.Read:

Anytime

Write: Anytime

• Only possible if PROT=0 (CPMUPROT register) in all MCU Modes (Normal and Special mode).

• All bits in Special mode (if PROT=0).

• PLLSEL, PSTP, PRE, PCE, RTIOSCSEL: In Normal mode (if PROT=0).

• CSAD: In Normal mode (if PROT=0) until CPMUCOP write once has taken place.

• COPOSCSEL0: In Normal mode (if PROT=0) until CPMUCOP write once has taken place.

If COPOSCSEL0 was cleared by UPOSC=0 (entering Full Stop mode with COPOSCSEL0=1 or insufficient OSCCLK quality), then COPOSCSEL0

can be set once again.

• COPOSCSEL1: In Normal mode (if PROT=0) until CPMUCOP write once has taken place. COPOSCSEL1 will not be cleared by UPOSC=0 (entering

Full Stop mode with COPOSCSEL1=1 or insufficient OSCCLK quality if OSCCLK is used as clock source for other clock domains: for instance core

clock etc.).

MM9Z1 bảng dữ liệu(PDF) 84 Page - NXP Semiconductors

MM9Z1 bảng dữ liệu(HTML) 84 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL