SH7041A datasheet(592/923 Pages) RENESAS

592 / 923 page

554

When the ADF flag is set to 1, if the ADIE bit is also set to 1, an ADI interrupt is issued. After the

ADCSR is read, the ADF flag is cleared by a 0 write.

With select single mode, the A/D converter goes into standby mode at the end of every conversion

cycle. The A/D converter is restarted by software, a timer trigger, or external trigger. When the

number of conversion cycles shown in table 15.4 have ended, the ADF flag is set to 1.

Table 15.4

Conversion Channel and ADF Flag Setting/Clearing Conditions during Buffer

Operation 1

Channel Setting

Sampling Channel

CH2 CH1 CH0

BUFE1, BUFE0 = B'01

BUFE1, BUFE0 = B'10

BUFE1, BUFE0 = B'11

AN0 1 time (ADDRA)

AN0, AN1 1 time

(ADDRB)

AN0 1 time (ADDRA)

AN0 2 times (ADDRB)

AN0, AN1 2 times

(ADDRD)

AN0 3 times (ADDRC)

AN0 4 times (ADDRD)

1—

—

Note: * See table 15.5.

Combined Group Mode and Buffer Operation: Continuous conversion is possible on analog

input channels (AN0 and AN1) specified by bits BUFE1 and BUFE0 as well as AN4–AN7 due to

setting of bits CH2–CH0.

Table 15.5 shows conversion during buffer operation and ADF flag setting conditions. The ADF

flag is set at the point in the table when the final conversion has ended. In this case, conversion is

performed on the analog input corresponding with the ADDR specified in the buffer register. For

example, when BUFE1 and BUFE0 = B'11 and CH2–CH0 = B'110, conversion results are stored

in ADDRA and ADDRE–ADDRG. Also, contents of ADDRA–ADDRC before the start of

conversion are transferred to ADDRB–ADDRD.

In single mode, conversion is halted after the ADF flag has been set to 1. Conversion continues in

scan mode.

SH7041A bảng dữ liệu(PDF) 592 Page - Renesas Technology Corp