STE2007 datasheet(23/62 Pages) STMICROELECTRONICS

23 / 62 page

STE2007

4 INTERFACE

23/62

Figure 15. Bit transfer and START,STOP conditions definition

Figure 16. Acknowledgment on the I2C-bus

4.3.1

Communication Protocol

The STE2007 is an I2C slave. The access to the device is bi-directional since data write and

status read are allowed.

Four are the device addresses available for the device. All have in common the first 5 bits

(01111). The two least significant bit of the slave address are set by connecting the SA0 and

SA1 inputs to a logic 0 or to a logic 1.

4.3.2

Starting the Communication

To start the communication between the bus master and the slave LCD driver, the master must

initiate a START condition. Following this, the master sends an 8-bit byte, on the SDA bus line

(Most significant bit first). This consists of the 7-bit Device Address Code, and the 1-bit Read/

Write Designator (R/W). The R/W bit has to be set to logic 1 to logic 0 according to the type of

communication (read or write).

All slaves with the corresponding address acknowledge in parallel, all the others will ignore the

I2C-bus transfer.

DATA LINE

STABLE

DATA VALID

CHANGE OF

DATA ALLOWED

START

CONDITION

STOP

CONDITION

CLOCK

DATA

D00IN1151

START

CLOCK PULSE FOR

ACKNOWLEDGEMENT

DATA OUTPUT

BY RECEIVER

SCLK FROM

MASTER

DATA OUTPUT

BY TRANSMITTER

D00IN1152

MSB

LSB

STE2007

SLAVE ADDRESS

01111

READ or WRITE

DESIGNATOR

ADDRESS BYTE

STE2007 bảng dữ liệu(PDF) 23 Page - STMicroelectronics

STE2007 bảng dữ liệu(HTML) 23 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62

bảng dữ liệu tải về

Link URL