AM79C978AVCW datasheet(59/256 Pages) AMD

59 / 256 page

Am79C978A

Figure 34.

32-Bit Software Model

Polling

If there is no network channel activity and there is no

pre- or post-receive or pre- or post-transmit activity

being performed by the Am79C978A controller, then

the Am79C978A controller will periodically poll the cur-

rent receive and transmit descriptor entries in order to

ascertain their ownership. If the DPOLL bit in CSR4 is

set, then the transmit polling function is disabled.

A typical polling operation consists of the following se-

quence. TheAm79C978A controller will use the current

receive descriptor address stored internally to vector to

the appropriate Receive Descriptor Table Entry

(RDTE). It will then use the current transmit descriptor

address (stored internally) to vector to the appropriate

Transmit Descriptor Table Entry (TDTE). The accesses

will be made in the following order: RMD1, then RMD0

of the current RDTE during one bus arbitration, and

after that, TMD1, then TMD0 of the current TDTE dur-

ing a second bus arbitration. All information collected

during polling activity will be stored internally in the ap-

propriate CSRs, if the OWN bit is set (i.e., CSR18,

CSR19, CSR20, CSR21, CSR40, CSR42, CSR50,

CSR52).

A typical receive poll is the product of the following

conditions:

1. The controller does not own the current RDTE and

the poll time has elapsed and RXON = 1 (CSR0,

bit 5), or

2. The controller does not own the next RDTE and

there is more than one receive descriptor in the ring

and the poll time has elapsed and RXON = 1.

If RXON is cleared to 0, the Am79C978A controller will

never poll RDTE locations.

In order to avoid missing frames, the system should

have at least one RDTE available. To minimize poll ac-

tivity, two RDTEs should be available. In this case, the

poll operation will only consist of the check of the status

of the current TDTE.

Initialization

Block

CSR1

CSR2

RMD

Rcv Descriptor

Ring

•

1st

desc.

start

2nd

desc.

start

RMD

TMD0

TMD1 TMD2 TMD3

Xmt Descriptor

Ring

•

1st

desc.

start

2nd

desc.

start

TMD0

Data

Buffer

Data

Buffer

Data

Buffer

Data

Buffer

Data

Buffer

Data

Buffer

PADR[31:0]

IADR[31:16]

IADR[15:0]

TLE RES RLE RES

MODE

PADR[47:32]

RES

LADRF[31:0]

LADRF[63:32]

RDRA[31:0]

TDRA[31:0]

Rcv

Buffers

Xmt

Buffers

22399A-37

AM79C978AVCW bảng dữ liệu(PDF) 59 Page - Advanced Micro Devices

AM79C978AVCW bảng dữ liệu(HTML) 59 Page - Advanced Micro Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL