| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
AT25QL321 bảng dữ liệu(PDF) 13 Page - Dialog Semiconductor |
|
|
|||||||||||||||||||||||||||||
AT25QL321 bảng dữ liệu(HTML) 13 Page - Dialog Semiconductor |
|
13 / 79 page ![]() 12 AT25QL321 DS-25QL321–131C–5/2017 7. Instructions The SPI instruction set of the AT25QL321 consists of thirty eight basic instructions and the QPI instruction set of the AT25QL321 consists of thirty one basic instructions that are fully controlled through the SPI bus (see Instruction Set table). Instructions are initiated with the falling edge of Chip Select (CS). The first byte of data clocked into the input pins (SI or IO [3:0]) provides the instruction code. Data on the SI input is sampled on the rising edge of clock with most significant bit (MSB) first. Instructions are completed with the rising edge of edge CS. Clock relative timing diagrams for each instruction are included in figures 8-1 through 8-66 All read instructions can be completed after any clocked bit. However, all instructions that Write, Program or Erase must complete on a byte (CS driven high after a full 8‐bit have been clocked) otherwise the instruction will be terminated. This feature further protects the device from inadvertent writes. Additionally, while the memory is being programmed or erased, or when the Status Register is being written, all instructions except for Read Register will be ignored until the program or erase cycle has completed. Table 7-1. Manufacturer and Device Identification ID code Instruction Manufacturer ID Adesto 1Fh 90h, 92h, 94h, 9Fh Device ID AT25QL321 15h 90h, 92h, 94h, ABh Memory Type ID SPI / QPI 42h 9Fh Capacity Type ID 32M 16h 9Fh 7.1 Instruction Set Tables Table 7-2. Instruction Set Table 1 (SPI instruction)(1) INSTRUCTION NAME BYTE 1 BYTE 2 BYTE 3 BYTE 4 BYTE 5 BYTE 6 (CLOCK NUMBER) (0 – 7) (8 - 15) (16 ‐ 23) (24 ‐ 31) (32 ‐ 39) (40 ‐ 47) Write Enable 06h Write Enable For Volatile 50h Write Disable 04h Read Status Register‐1 05h (SR7-SR0)(2) Read Status Register‐2 35h (SR15‐SR8)(2) Write Status Register‐1 01h (SR7-SR0) (SR15‐SR8) Write Status Register‐2 31h (SR15‐SR8) Read Data 03h A23‐A16 A15‐A8 A7-A0 (D7‐D0) Fast Read Data 0Bh A23‐A16 A15‐A8 A7-A0 dummy (D7‐D0) Page Program 02h A23‐A16 A15‐A8 A7-A0 (D7‐D0)(3) Enable QPI 38h Block Erase(4KB) 20h A23‐A16 A15‐A8 A7-A0 Block Erase(32KB) 52h A23‐A16 A15‐A8 A7-A0 |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |