M69KB096AA datasheet(16/48 Pages) STMICROELECTRONICS

16 / 48 page

M69KB096AA

16/48

Burst Length Bits (BCR2-BCR0). The

Burst

Length bits set the number of Words to be output

during a Synchronous Burst Read operation. They

can be set for 4 Words, 8 Words, 16 Words or

Continuous Burst (default settings), where all the

Words are read sequentially regardless of address

boundaries. Burst Write operations are always

performed using the Continuous Burst mode.

Table 5. Bus Configuration Register Definition

Note: All Burst Write operations are performed in Synchronous Continuous Burst mode.

Address

Bits

Bus

Configuration

Description

Value

Description

A21-A20

Must be set to ‘0’

Reserved

A19

Refresh Selected

Bus Configuration Register Selected

A18-A16

Must be set to ‘0’

Reserved

A15

BCR15

Operating Mode

Bit

Synchronous Burst mode

Asynchronous mode (default)

A14

Must be set to ‘0’

Reserved

A13-A11

BCR13-

BCR11

Latency Counter

Bits (LC)

010

LC = 2 (3 Clock Cycles)

011

LC= 3 (4 Clock Cycles) (default)

Other configurations reserved

A10

BCR10

WAIT Polarity Bit

WAIT Active Low

WAIT Active High (default)

Must be set to ‘0’

Reserved

BCR8

Wait

Configuration Bit

WAIT Asserted During Delay

WAIT Asserted One Clock Cycle Before Delay

(Default)

Must be set to ‘0’

Reserved

BCR6

Clock

Configuration Bit

Not supported

Rising Clock Edge (Default)

BCR5

Driver Strength

Bit

Full Drive (default)

1/4 Drive

Must be set to ‘0’

Reserved

BCR3

Burst Wrap Bit

Wrap (default)

No Wrap

A2-A0

BCR2-BCR0

Burst Length Bit

001

4 Words

010

8 Words

011

16 Words

111

Continuous Burst (default)

M69KB096AA bảng dữ liệu(PDF) 16 Page - STMicroelectronics

M69KB096AA bảng dữ liệu(HTML) 16 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48

bảng dữ liệu tải về

Link URL