| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
MCP37D11-80E/TE bảng dữ liệu(PDF) 72 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
MCP37D11-80E/TE bảng dữ liệu(HTML) 72 Page - Microchip Technology |
|
72 / 136 page ![]() MCP37D11-80: 80 MSPS 12-BIT PIPELINED ADC DS20006381A-page 72 2020 Microchip Technology Inc. FIGURE 5-1: SPI Serial Data Communication Protocol with MSb-first. See Figures 2-3 and 2-4 for Timing Specifications. FIGURE 5-2: SPI Serial Data Communication Protocol - with LSb-First. See Figures 2-3 and 2-4 for Timing Specifications. 5.1 Register Initialization The internal Configuration registers are initialized to their default values under two different conditions: • After 220 clock cycles of delay from the Power-on Reset (POR). • Resetting the hardware reset pin (RESET). Figures 2-3 and 2-4 show the timing details. 5.2 Configuration Registers The internal registers are mapped from Addresses 0x00 – 0x15D. These user registers are not sequentially located. Some user Configuration registers include factory-controlled bits. The factory- controlled bits should not be overwritten by the user. All user Configuration registers are read/write, except for the last four registers, which are read-only. Each register is made of an 8-bit-wide volatile memory, and their default values are loaded during the power-up sequence or by using the hardware RESET pin. All registers are accessible by the SPI command using the register address. Table 5-3 shows the user-register memory map, and Registers 5-1 – 5-83 show the details of the register bit functions. CS R/W W1 W0 A2 A1 A0 R9 R8 R7 R6 R5 R4 R3 R2 R1 R0 Register Data of Register Data 2 Register Data N 16-Bit Instruction Header Address of SCLK SDIO Register Data defined by R9 - R0 D7 D6 D5 D4 D3 D2 D1 D0 D0 D1 D2 D7 D6 D5 D4 D3 D2 D1 D0 Device Address starting register Starting Register CS R/W W1 W0 A2 A1 A0 R9 R8 R7 R6 R5 R4 R3 R2 R1 R0 Register Data 2 Register Data N 16-Bit Instruction Header Address of SCLK SDIO Register Data D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 Device Address Register Data of defined by R9 - R0 starting register Starting Register Note 1: All address and bit locations that are not included in the following register map table should not be written or modified by the user. 2: Some registers include factory-controlled bits (FCB). Do not overwrite these bits. |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |