STM32WB35CCU6ATR datasheet(51/193 Pages) STMICROELECTRONICS

51 / 193 page

DS11929 Rev 10

51/193

STM32WB55xx STM32WB35xx

Functional overview

–

Features four independent channels for input capture/output compare, PWM or

one-pulse mode output. Can work together, or with the other general-purpose

timers via the Timer Link feature for synchronization or event chaining.

–

The counter can be frozen in debug mode.

–

Independent DMA request generation, support of quadrature encoders.



TIM16 and TIM17

–

General-purpose timers with mid-range features:

–

16-bit auto-reload upcounters and 16-bit prescalers.

–

1 channel and 1 complementary channel.

–

All channels can be used for input capture/output compare, PWM or one-pulse

mode output.

–

The timers can work together via the Timer Link feature for synchronization or

event chaining. The timers have independent DMA request generation.

–

The counters can be frozen in debug mode.

3.20.3

Low-power timer (LPTIM1 and LPTIM2)

The devices embed two low-power timers, having an independent clock running in Stop

mode if they are clocked by LSE, LSIx or by an external clock. They are able to wakeup the

system from Stop mode.

LPTIM1 is active in Stop 0, Stop 1 and Stop 2 modes.

LPTIM2 is active in Stop 0 and Stop 1 modes.

The low-power timers support the following features:



16-bit up counter with 16-bit autoreload register



16-bit compare register



Configurable output: pulse, PWM



Continuous/ one shot mode



Selectable software/hardware input trigger



Selectable clock source

–

Internal clock sources: LSE, either LSI1 or LSI2, HSI16 or APB clock

–

External clock source over LPTIM input (working even with no internal clock

source running, used by pulse counter application)



Programmable digital glitch filter



Encoder mode (LPTIM1 only)

3.20.4

Independent watchdog (IWDG)

The independent watchdog is based on a 12-bit downcounter and an 8-bit prescaler. It is

clocked from an independent 32 kHz internal RC (LSI) and as it operates independently

from the main clock, it can operate in Stop and Standby modes. It can be used either as a

watchdog to reset the device when a problem occurs, or as a free running timer for

application timeout management. It is hardware or software configurable through the option

bytes. The counter can be frozen in debug mode.

STM32WB35CCU6ATR bảng dữ liệu(PDF) 51 Page - STMicroelectronics

STM32WB35CCU6ATR bảng dữ liệu(HTML) 51 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL