XRT7250 datasheet(61/463 Pages) EXAR

61 / 463 page

XRT7250

DS3/E3 FRAMER IC

áç

REV. 1.1.1

2.2.2.1.2.2

The Motorola Mode Write Cycle

Whenever a Motorola-type µC/µP wishes to write a

byte or word of data into a register or buffer location,

within the Framer, it should do the following.

1. Assert the ALE_AS (Address Select) input pin by

toggling it "Low". This step enables the Address

Bus input drivers (within the Framer chip).

2. Place the address of the target register or buffer

location (within the Framer), on the Address Bus

input pins, A[8:0].

3. While the µC/µP is placing this address value

onto the Address Bus, the Address-Decoding cir-

cuitry (within the user's system) should assert the

CS (Chip Select) input pins of the Framer by tog-

gling it "Low". This step enables further commu-

nication between the µC/µP and the Framer

Microprocessor Interface block.

4. After allowing the data on the Address Bus pins

to settle (by waiting the appropriate Address

Setup time), the µC/µP should toggle the

ALE_AS input pin "High". This step causes the

Framer device to latch the contents of the

Address Bus into its own circuitry. At this point,

the Address of the register or buffer location

(within the Framer), has now been selected.

5. Further, the µC/µP should indicate that this cur-

rent bus cycle is a Write operation by toggling the

WR_RW (R/W*) input pin "Low".

6. The µC/µP should then place the byte or word

that it intends to write into the target register, on

the bi-directional data bus, D[7:0].

7. Next, the µC/µP should initiate the bus cycle by

toggling the RD_DS (Data Strobe) input pin

"Low". When the XRT7250 DS3/E3 Framer

senses that the WR_RW (R/W*) input pin is

"High" and that the RD_DS (Data Strobe) input

pin has toggled "Low", it will enable the input driv-

ers of the bi-directional data bus, D[7:0].

8. After waiting the appropriate time, for this newly

placed data to settle on the bi-directional data

bus (e.g., the Data Setup time) the Framer will

assert the RDY_DTCK output signal.

9. After the µC/µP detects the RDY_DTCK signal

(from the Framer), the µC/µP should toggle the

RD_DS input pin "High". This action accom-

plishes two things.

a. It latches the contents of the bi-directional data

bus into the XRT7250 DS3/E3 Microprocessor

Interface block.

b. It terminates the Write cycle.

Figure 28 presents a timing diagram which illustrates

the behavior of the Microprocessor Interface signals,

during a Motorola-type Programmed I/O Write Opera-

tion.

FIGURE 27. ILLUSTRATION OF THE BEHAVIOR OF MICROPROCESSOR INTERFACE SIGNALS, DURING A MOTOROLA-

TYPE

PROGRAMMED I/O READ OPERATION

ALE_AS

RD_DS

A[8:0]

D[15:0]

RDY_DTCK

Not Valid

Valid Data

Address of Target Register

WR_RW

XRT7250 bảng dữ liệu(PDF) 61 Page - Exar Corporation

XRT7250 bảng dữ liệu(HTML) 61 Page - Exar Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL