| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
XRT83SL34 bảng dữ liệu(PDF) 17 Page - Exar Corporation |
|
|
|||||||||||||||||||||||||||||
XRT83SL34 bảng dữ liệu(HTML) 17 Page - Exar Corporation |
|
17 / 80 page ![]() XRT83SL34 QUAD T1/E1/J1 SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR PRELIMINARY REV. P1.0.8 14 TRATIO INT 119 I O Transmitter Transformer Ratio Select - Hardware Mode In external termination mode (TXSEL = 0), setting this pin "High" selects a transformer ratio of 1:2 for the transmitter. A "Low" on this pin sets the trans- mitter transformer ratio to 1:2.45. In the internal termination mode the transmitter transformer ratio is permanently set to 1:2 and the state of this pin is ignored. Interrupt Output - Host Mode This pin is asserted “Low” to indicate an alarm condition. See “Microproces- sor Interface” on page 8. NOTE: This pin is an open drain output and requires an external 10k Ω pull- up resistor. RESET 121 I Hardware Reset (Active "Low") When this pin is tied “Low” for more than 10µs, the device is put in the reset state. Pulling RESET and ICT pins “Low” simultaneously will put the chip in factory test mode. This condition should not be permitted during normal operation. NOTE: Internally pulled “High” with a 50k Ω resistor. SR/DR 16 I Single-Rail/Dual-Rail Data Format Connect this pin "Low" to select transmit and receive data format in Dual-rail mode. In this mode, HDB3 or B8ZS encoder and decoder are not available. Connect this pin "High" to select single-rail data format. NOTE: Internally pulled "Low" with a 50k Ω resistor. LOOP1_0 LOOP0_0 LOOP1_1 LOOP0_1 LOOP1_2 LOOP0_2 LOOP1_3 LOOP0_3 D[7] D[6] D[5] D[4] D[3] D[2] D[1] D[0] 42 43 44 45 46 47 48 49 42 43 44 45 46 47 48 49 I/O Loop-Back Control Pins - Hardware Mode: Loop-back control pin 1 - Channel _0 Loop-back control pin 0 - Channel _0 Loop-back control pin 1 - Channel _1 Loop-back control pin 0 - Channel _1 Loop-back control pin 1 - Channel _2 Loop-back control pin 0 - Channel _2 Loop-back control pin 1 - Channel _3 Loop-back control pin 0 - Channel _3 Microprocessor R/W Data bits [7:0] - Host Mode These pins are microprocessor data bus pins. See “Microprocessor Read/ Write Data Bus Pins - Host Mode” on page 9. NOTE: These pins are internally pulled “Low” with a 50k Ω resistor. SIGNAL NAME PIN #TYPE DESCRIPTION LOOP1_n LOOP0_n 0 0 0 1 1 0 1 1 MODE Normal Mode No Loop-back Channel_n Local Loop-Back Channel_n Remote Loop-Back Channel_n Digital Loop-Back Channel_n |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |