STM8S datasheet(210/467 Pages) STMICROELECTRONICS

210 / 467 page

16-bit advanced control timer (TIM1)

RM0016

210/467

DocID14587 Rev 14

17.7.19

Auto-reload register high (TIM1_ARRH)

Address offset: 0x12

Reset value: 0xFF

17.7.20

Auto-reload register low (TIM1_ARRL)

Address offset: 0x13

Reset value: 0xFF

17.7.21

Repetition counter register (TIM1_RCR)

Address offset: 0x14

Reset value: 0x00

654

3210

ARR[15:8]

Bits 7:0 ARR[15:8]: Auto-reload value (MSB)

ARR is the value to be loaded in the actual auto-reload register. Refer to the Section 17.3: TIM1 time

base unit on page 141 for more details about ARR update and behavior. The counter is blocked

while the auto-reload value is null.

654

3210

ARR[7:0]

Bits 7:0 ARR[7:0]: Auto-reload value (LSB).

654

3210

REP[7:0]

Bits 7:0 REP[7:0]: Repetition counter value.

When the preload registers are enabled, these bits allow the user to set up the update rate of the

compare registers (periodic transfers from preload to shadow registers) as well as the update

interrupt generation rate if the update interrupt is enabled (UIE=1).

Each time the REP_CNT related down-counter reaches zero, a UEV is generated and it restarts

counting from the REP value. As REP_CNT is reloaded with the REP value only at the repetition

update event U_RC, any write to the TIM1_RCR register is not taken into account until the next

repetition update event.

In PWM mode (REP+1) corresponds to:

–

The number of PWM periods in edge-aligned mode

–

The number of half PWM periods in center-aligned mode

STM8S bảng dữ liệu(PDF) 210 Page - STMicroelectronics

STM8S bảng dữ liệu(HTML) 210 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL