STM8S datasheet(54/467 Pages) STMICROELECTRONICS

54 / 467 page

Flash program memory and data EEPROM

RM0016

54/467

DocID14587 Rev 14

4.8.4

Flash protection register (FLASH_FPR)

Address offset: 0x03

Reset value: 0x00

4.8.5

Flash protection register (FLASH_NFPR)

Address offset: 0x04

Reset value: 0xFF

4.8.6

Flash program memory unprotecting key register (FLASH_PUKR)

Address offset: 0x08

Reset value: 0x00

Reserved

WPB5

WPB4

WPB3

WPB2

WPB1

WPB0

rorororo

Bits 7:6 Reserved.

Bits 5:0 WPB[5:0]: User boot code area protection bits

These bits show the size of the boot code area. They are loaded at startup with the content of

the UBC option byte. Refer to the datasheets for the protected pages according to the bit

values.

Reserved

NWPB5

NWPB4

NWPB3

NWPB2

NWPB1

NWPB0

Bits 7:6 Reserved.

Bits 5:0 WPB[5:0]: User boot code area protection bits

These bits show the size of the boot code area. They reflect the content of the NUBC option

byte. Refer o the datasheet for the protected pages according to the bit values.

654

3210

MASS_PRG KEYS

Bits 7:0 PUK [7:0]: Main program memory unlock keys

This byte is written by software (all modes). It returns 0x00 when read.

Refer to Enabling write access to the main program memory on page 44 for the description

of main program area write unprotection mechanism.

STM8S bảng dữ liệu(PDF) 54 Page - STMicroelectronics

STM8S bảng dữ liệu(HTML) 54 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL