STM8S datasheet(165/467 Pages) STMICROELECTRONICS

165 / 467 page

DocID14587 Rev 14

165/467

RM0016

16-bit advanced control timer (TIM1)

261

Example 2

As in the previous example, both counters can be initialized before starting to count.

Figure 59 shows the behavior, with the same configuration as in Figure 57, but, in trigger

standard mode instead of trigger gated mode (SMS = 110 in the TIM1_SMCR register).

Figure 59. Triggering timer B with counter enable CNT_EN of timer A

Starting 2 timers synchronously in response to an external trigger

Example

The enable of timer A is set when its TI1 input rises and the enable of timer B is set with the

enable of timer A (refer to Figure 55 for connections). To ensure the counters alignment,

timer A must be configured in master/slave mode (slave with respect to TI1, master with

respect to timer B).

Configure timer A master mode to send its enable as trigger output (MMS = 001 in the

TIMx_CR2 register).

Configure timer A slave mode to get the input trigger from TI1 (TS = 100 in the

TIMx_SMCR register).

Configure timer A in trigger mode (SMS = 110 in the TIMx_SMCR register)

Configure timer A in master/slave mode by writing MSM = 1 (TIMx_SMCR register)

Configure timer B to get the input trigger from timer A (see TS[2:0] bit definitions in

TIMx_SMCR register).

Configure timer B in trigger mode (SMS = 110 in the TIMx_SMCR register)

When a rising edge occurs on TI1 (timer A), both counters start counting synchronously on

the internal clock and both TIF flags are set.

Note:

In this example both timers are initialized before starting (by setting their respective UG

bits). Both counters start from 0, but an offset can easily be inserted between them by

writing to any of the counter registers (TIMx_CNT). It can be seen that the master/slave

mode inserts a delay between CNT_EN and CK_PSC on timer A.

STM8S bảng dữ liệu(PDF) 165 Page - STMicroelectronics