AX68004LF datasheet(51/57 Pages) ASIX

51 / 57 page

AX6800x

2/4-Port USB KVM Switch SoC

4.5.6 PS/2 Interface Timing

4.5.6.1 PS2 Host Receiving Data Timing

Symbol

Description

Min

Typ

Max

Units

TSU_S

Time from Data transition to falling edge of CLK

TOD

Time from rising edge of CLK to Data transition

TCH-5

TCL

Duration of CLK low (inactive)

TCH

Duration of CLK high (active)

TSU_S

Time from Data transition to falling edge of CLK

Figure 4-8: PS2 Host Receiving Data Timing Diagram and Table

4.5.6.2 Host Sending Data Timing

Symbol

Description

Min

Typ

Max

Units

TINH

Host bring CLK low to inhibit I/O (request to send)

(TINH

8 -

1) * 10

TCL

Duration of CLK low (inactive)

TCH

Duration of CLK high (active)

THLD

Time from low to high CLK transition when Device

samples Data

TSU_A

Time from falling edge of Data to falling edge of CLK

TDT

Time from rising edge of CLK11 to rising edge of Ack Bit -

8: The TINH is the Inhibit timing register.

Figure 4-9: PS2 Host Sending Data Timing Diagram and Table

AX68004LF bảng dữ liệu(PDF) 51 Page - ASIX Electronics Corporation

AX68004LF bảng dữ liệu(HTML) 51 Page - ASIX Electronics Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57

bảng dữ liệu tải về

Link URL