Nexperia

74LVC8T595

Dual supply 8-bit serial-in/serial-out or parallel-out shift register; 3-state

74LVC8T595

All information provided in this document is subject to legal disclaimers.

© Nexperia B.V. 2017. All rights reserved.

Product data sheet

Rev. 1 — 9 May 2017

21 / 33

10.1 Waveforms and test circuit

mna557

SHCP input

Q7S output

GND

Measurement points are given in Table 16.

Figure 7.  The shift clock (SHCP) to serial data output (Q7S) propagation delays, the shift clock pulse width and

maximum shift clock frequency

mna558

STCP input

Qn output

GND

SHCP input

GND

Measurement points are given in Table 16.

Figure 8.  The storage clock (STCP) to parallel data output (Qn) propagation delays, the storage clock pulse width

and the shift clock to storage clock set-up time