| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
68HC05JB3 bảng dữ liệu(PDF) 56 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
68HC05JB3 bảng dữ liệu(HTML) 56 Page - Freescale Semiconductor, Inc |
|
56 / 134 page ![]() GENERAL RELEASE SPECIFICATION November 5, 1998 MOTOROLA MULTI-FUNCTION TIMER MC68HC05JB3 8-4 REV 1 RTIE — Real Time Interrupt Enable The RTIE is an enable bit that allows generation of a TIMER Interrupt by the RTIF bit. 1 = When set, the TIMER Interrupt is generated when the RTIF flag bit is set. 0 = When cleared, no TIMER interrupt caused by RTIF bit set will be generated. This bit is cleared by reset. CTOFE — Timer Overflow Enable The CTOFE is an enable bit that allows generation of a TIMER Interrupt upon overflow of the Timer Counter Register. 1 = When set, the TIMER Interrupt is generated when the CTOF flag bit is set. 0 = When cleared, no TIMER interrupt caused by CTOF bit set will be generated. This bit is cleared by reset. RTIF — Real Time Interrupt Flag The RTIF is a read-only flag bit. 1 = Set when the output of the chosen (1 of 4 selections) Real Time Interrupt stage goes active. A TIMER Interrupt request will be generated if RTIE is also set. 0 = Reset by writing a logical one to the RTIF acknowledge bit, RTIFR. Writing to the RTIF flag bit has no effect on its value. This bit is cleared by reset. CTOF — Timer Overflow Flag The CTOF is a read-only flag bit. 1 = Set when the 8-bit ripple counter rolls over from $FF to $00. A TIMER Interrupt request will be generated if CTOFE is also set. 0 = Reset by writing a logical one to the CTOF acknowledge bit, CTOFR. Writing to the CTOF flag bit has no effect on its value. This bit is cleared by reset. 8.4 OPERATION DURING STOP MODE When STOP is exited by an external interrupt or an LVR reset or an external RESET, the internal oscillator will resume, followed by a 224 or 4064 internal pro- cessor oscillator stabilization delay. 8.5 COP CONSIDERATION DURING STOP MODE In STOP mode, the clock to the Watchdog Timer is stopped and is therefore impossible to generate COP reset when in STOP mode. The COP function will resume 224 or 4064 cycles after exiting from STOP. Freescale Semiconductor, Inc. For More Information On This Product, Go to: www.freescale.com |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |