GD25VQ64CSIG datasheet(27/63 Pages) GIGADEVICE

27 / 63 page

2.5V Uniform Sector

Dual and Quad Serial Flash

GD25VQ64C

7.13.

Set Burst with Wrap (77H)

The Set Burst with Wrap command is used in conjunction with “Quad I/O Fast Read” and “Quad I/O Word Fast Read”

command to access a fixed length of 8/16/32/64-byte section within a 256-byte page.

The Set Burst with Wrap command sequence: CS# goes low  Send Set Burst with Wrap command  Send 24 dummy

bits 

Send 8 bits “Wrap bits”  CS# goes high.

W6,W5

W4=0

W4=1 (default)

Wrap Around

Wrap Length

Wrap Around

Wrap Length

0, 0

Yes

8-byte

N/A

0, 1

Yes

16-byte

N/A

1, 0

Yes

32-byte

N/A

1, 1

Yes

64-byte

N/A

If the W6-W4 bits are set by the

Set Burst with Wrap command, all the following “Quad I/O Fast Read” and “Quad I/O Word

Fast Read” command will use the W6-W4 setting to access the 8/16/32/64-byte section within any page. To exit the “Wrap

Around” function and return to normal read operation, another Set Burst with Wrap command should be issued to set W4=1.

Figure 17. Set Burst with Wrap Sequence Diagram

7.14.

Page Program (PP) (02H)

The Page Program (PP) command is for programming the memory. A Write Enable (WREN) command must previously

have been executed to set the Write Enable Latch (WEL) bit before sending the Page Program command.

The Page Program (PP) command is entered by driving CS# Low, followed by the command code, three address bytes and

at least one data byte on SI. If the 8 least significant address bits (A7-A0) are not all zero, all transmitted data that goes

beyond the end of the current page are programmed from the start address of the same page (from the address whose 8

least significant bits (A7-A0) are all zero). CS# must be driven low for the entire duration of the sequence. The Page Program

command sequence: CS# goes low  sending Page Program command  3-byte address on SI  at least 1 byte data on

SI  CS# goes high. The command sequence is shown in Figure18. If more than 256 bytes are sent to the device, previously

latched data are discarded and the last 256 data bytes are guaranteed to be programmed correctly within the same page.

If less than 256 data bytes are sent to device, they are correctly programmed at the requested addresses without having

any effects on the other bytes of the same page. CS# must be driven high after the eighth bit of the last data byte has been

latched in; otherwise the Page Program (PP) command is not executed.

As soon as CS# is driven high, the self-timed Page Program cycle (whose duration is tPP) is initiated. While the Page

Command

77H

CS#

SCLK

SI(IO0)

SO(IO1)

9 10 11 12 13 14 15

W6-W4

WP#(IO2)

HOLD#(IO3)

GD25VQ64CSIG bảng dữ liệu(PDF) 27 Page - GigaDevice Semiconductor (Beijing) Inc.

GD25VQ64CSIG bảng dữ liệu(HTML) 27 Page - GigaDevice Semiconductor (Beijing) Inc.

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63

bảng dữ liệu tải về

Link URL