GD25LB64CSIS datasheet(8/70 Pages) GIGADEVICE

8 / 70 page

1.8V Uniform Sector

Dual and Quad Serial Flash

GD25LB64C

4. DEVICE OPERATION

SPI Mode

Standard SPI

The GD25LB64C features a serial peripheral interface on 4 signals bus: Serial Clock (SCLK), Chip Select (CS#),

Serial Data Input (SI) and Serial Data Output (SO). Both SPI bus mode 0 and 3 are supported. Input data is latched on the

rising edge of SCLK and data shifts out on the falling edge of SCLK.

Dual SPI

The GD25LB64C supports Dual SPI operation when using the

“Dual Output Fast Read” and “Dual I/O Fast Read”

(3BH and BBH) commands. These commands allow data to be transferred to or from the device at twice the rate of the

standard SPI. When using the Dual SPI command the SI and SO pins become bidirectional I/O pins: IO0 and IO1.

Quad SPI

The GD25LB64C supports Quad SPI operation when using the

“Quad Output Fast Read”,” Quad I/O Fast Read”,

“Quad I/O Word Fast Read”, “Quad Page Program” (6BH, EBH, E7H, 32H) commands. These commands allow data to be

transferred to or from the device at four times the rate of the standard SPI. When using the Quad SPI command the SI and

SO pins become bidirectional I/O pins: IO0 and IO1.

QPI

The GD25LB64C supports Quad Peripheral Interface (QPI) operations only when the device is switched from

Standard/Dual/Quad SPI mode to QPI mode using the

“Enable the QPI (38H)” command. The QPI mode utilizes all four IO

pins to input the command code. Standard/Dual/Quad SPI mode and QPI mode are exclusive. Only one mode can be

active at any given times.

“Enable the QPI (38H)” and “Disable the QPI (FFH)” commands are used to switch between

these two modes. Upon power-up and after software reset

using “”Reset (99H)” command, the default state of the device is

Standard/Dual/Quad SPI mode.

GD25LB64CSIS bảng dữ liệu(PDF) 8 Page - GigaDevice Semiconductor (Beijing) Inc.