công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

Preview PDF HTML

SCD1284 bảng dữ liệu(PDF) 32 Page - Intel Corporation

tên linh kiện SCD1284
Giải thích chi tiết về linh kiện  IEEE 1284-Compatible Parallel Interface Controller with Two High-Speed Asynchronous Serial Ports
PDF  176 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  INTEL [Intel Corporation]
Trang chủ  http://www.intel.com
Logo INTEL - Intel Corporation

SCD1284 bảng dữ liệu(HTML) 32 Page - Intel Corporation

Back Button SCD1284 Datasheet HTML 28Page - Intel Corporation SCD1284 Datasheet HTML 29Page - Intel Corporation SCD1284 Datasheet HTML 30Page - Intel Corporation SCD1284 Datasheet HTML 31Page - Intel Corporation SCD1284 Datasheet HTML 32Page - Intel Corporation SCD1284 Datasheet HTML 33Page - Intel Corporation SCD1284 Datasheet HTML 34Page - Intel Corporation SCD1284 Datasheet HTML 35Page - Intel Corporation SCD1284 Datasheet HTML 36Page - Intel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 32 / 176 page
background image
CD1284 — IEEE 1284-Compatible Parallel Interface Controller
32
Datasheet
The serial data channels are made of ‘bit engines’ that off-load the task of receiving and
transmitting each bit from the MPU. When receiving data and after processing a complete bit, the
bit engines interrupt the MPU so that it can perform the next required task. For example, the MPU
takes the bit and adds it to a character being assembled. When transmitting, it sends the bit engine
the next bit of the character being transmitted. The MPU is not concerned with basic bit timing; this
task is handled by the bit engines, leaving the MPU free to perform higher-level processing, such as
detecting special characters.
Figure 3. CD1284 Functional Block Diagram
BUS
INTERFACE
AND DMA
LOGIC
PARALLEL
PORT FIFO
PARALLEL
PORT LOGIC
CONTROL STATE
MACHINE
INTERRUPT
LOGIC
MPU
ROM
RAM
CHANNEL 2
LOGIC AND BIT
TIMING
CHANNEL 3
LOGIC AND BIT
TIMING
Figure 4. Internal Address Generation
CHANNEL 2 REGISTERS
CHANNEL 3 REGISTERS
CPU
ADDRESS
ADDRESS
GENERATION
CAR
RAM REGISTER
ARRAY
PARALLEL PORT
REGISTERS
(CHANNEL 0)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com