SCD1284 datasheet(130/176 Pages) INTEL

130 / 176 page

CD1284 — IEEE 1284-Compatible Parallel Interface Controller

130

Datasheet

7.5.2

Modem Change Option Register 2

7.5.3

Modem Signal Value Register 1

Bit

Description

7:4

DSRzd, CTSzd, RIzd and CDzd: Each of these bits controls its corresponding input pin. If the bit is set, the

function is enabled and transitions from one-to-zero (zeros detect) generate an SVCREQM* service request.

3:0

DTRth3 through DTRth0: These bits form a binary value to determine when the DTR output is negated

(based on the number of characters in the receive FIFO). When the FIFO holds more characters than this

value, DTR is negated, informing the remote to stop transmission. This value must be set to a value

numerically larger than the value set for the receive FIFO threshold in COR3.

Access: Read/Write

8-Bit Hex Address: 16

Default Value: 00

Bit 7Bit 6Bit 5Bit 4Bit 3

Bit 2Bit 1

Bit 0

DSRod

CTSod

RIod

CDod

Bit

Description

7:4

DSRod, CTSod, RIod, CDod: Each of these bits controls its corresponding input pin. If the bit is set, the

function is enabled and transitions from ‘0’-to-‘1’ (ones detect) generate an SVCREQM* service request.

3:0

These bits are not used and must be ‘0’.

Access: Read/Write

8-Bit Hex Address: 6C

Default Value: XX

Bit 7Bit 6Bit 5Bit 4Bit 3

Bit 2Bit 1

Bit 0

DSR

CTS

RTS

DTRth3

DTRth2

DTRth1

DTRth0

Number of Characters in FIFO

Automatic DTR mode disabled.

1 character

2 characters

•••

•

11 characters

12 characters

110

Not used.

111

SCD1284 bảng dữ liệu(PDF) 130 Page - Intel Corporation

SCD1284 bảng dữ liệu(HTML) 130 Page - Intel Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL