AD9144BCPZ datasheet(13/125 Pages) AD

13 / 125 page

Data Sheet

AD9144

Rev. B | Page 13 of 125

Pin No.

Mnemonic

Description

SVDD12

1.2 V JESD204B Receiver Supply.

VTT

1.2 V Termination Voltage. Connect VTT to the SVDD12 supply pins.

SVDD12

1.2 V JESD204B Receiver Supply.

SYNCOUT0+

Positive LVDS Sync (Active Low) Output Signal Channel Link 0.

SYNCOUT0−

Negative LVDS Sync (Active Low) Output Signal Channel Link 0.

VTT

1.2 V Termination Voltage. Connect VTT to the SVDD12 supply pins.

SERDIN2+

Serial Channel Input 2, Positive. CML compliant. SERDIN2+ is internally terminated to the VTT pin voltage

using a calibrated 50 Ω resistor. This pin is ac-coupled only.

SERDIN2−

Serial Channel Input 2, Negative. CML compliant. SERDIN2− is internally terminated to the VTT pin voltage

using a calibrated 50 Ω resistor. This pin is ac-coupled only.

SVDD12

1.2 V JESD204B Receiver Supply.

SERDIN3+

Serial Channel Input 3, Positive. CML compliant. SERDIN3+ is internally terminated to the VTT pin voltage

using a calibrated 50 Ω resistor. This pin is ac-coupled only.

SERDIN3−

Serial Channel Input 3, Negative. CML compliant. SERDIN3− is internally terminated to the VTT pin voltage

using a calibrated 50 Ω resistor. This pin is ac-coupled only.

SVDD12

1.2 V JESD204B Receiver Supply.

SVDD12

1.2 V JESD204B Receiver Supply.

SVDD12

1.2 V JESD204B Receiver Supply.

LDO_BYP1

LDO SERDES Bypass. This pin requires a 1 Ω resistor in series with a 1 µF capacitor to ground.

SIOVDD33

3.3 V Supply for SERDES.

SVDD12

1.2 V JESD204B Receiver Supply.

SERDIN4−

Serial Channel Input 4, Negative. CML compliant. SERDIN4− is internally terminated to the VTT pin voltage

using a calibrated 50 Ω resistor. This pin is ac-coupled only.

SERDIN4+

Serial Channel Input 4, Positive. CML compliant. SERDIN4+ is internally terminated to the VTT pin voltage

using a calibrated 50 Ω resistor. This pin is ac-coupled only.

SVDD12

1.2 V JESD204B Receiver Supply.

SERDIN5−

Serial Channel Input 5, Negative. CML compliant. SERDIN5− is internally terminated to the VTT pin voltage

using a calibrated 50 Ω resistor. This pin is ac-coupled only.

SERDIN5+

Serial Channel Input 5, Positive. CML compliant. SERDIN5+ is internally terminated to the VTT pin voltage

using a calibrated 50 Ω resistor. This pin is ac-coupled only.

VTT

1.2 V Termination Voltage. Connect VTT to the SVDD12 supply pins.

SYNCOUT1−

Negative LVDS Sync (Active Low) Output Signal Channel Link 1.

SYNCOUT1+

Positive LVDS Sync (Active Low) Output Signal Channel Link 1.

SVDD12

1.2 V JESD204B Receiver Supply.

VTT

1.2 V Termination Voltage. Connect VTT to the SVDD12 supply pins.

SVDD12

1.2 V JESD204B Receiver Supply.

SERDIN6−

Serial Channel Input 6, Negative. CML compliant. SERDIN6− is internally terminated to the VTT pin voltage

using a calibrated 50 Ω resistor. This pin is ac-coupled only.

SERDIN6+

Serial Channel Input 6, Positive. CML compliant. SERDIN6+ is internally terminated to the VTT pin voltage

using a calibrated 50 Ω resistor. This pin is ac-coupled only.

SVDD12

1.2 V JESD204B Receiver Supply.

SERDIN7−

Serial Channel Input 7, Negative. CML compliant. SERDIN7− is internally terminated to the VTT pin voltage

using a calibrated 50 Ω resistor. This pin is ac-coupled only.

SERDIN7+

Serial Channel Input 7, Positive. CML compliant. SERDIN7+ is internally terminated to the VTT pin voltage

using a calibrated 50 Ω resistor. This pin is ac-coupled only.

DVDD12

1.2 V Digital Supply.

GND

Ground. Connect GND to the ground plane.

GND

Ground. Connect GND to the ground plane.

PVDD12

1.2 V Supply. PVDD12 provides a clean supply.

PVDD12

1.2 V Supply. PVDD12 provides a clean supply.

PROTECT_OUT1

Power Detection Protection Pin Output for DAC2 and DAC3. Pin 58 is high when power protection is in process.

PROTECT_OUT0

Power Detection Protection Pin Output for DAC0 and DAC1. Pin 59 is high when power protection is in process.

IRQ

Interrupt Request (Active Low, Open Drain).

RESET

Reset. This pin is active low. CMOS levels are determined with respect to IOVDD.

AD9144BCPZ bảng dữ liệu(PDF) 13 Page - Analog Devices

AD9144BCPZ bảng dữ liệu(HTML) 13 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL