LPC81XM datasheet(16/78 Pages) NXP

16 / 78 page

LPC81XM

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 4.6 — 4 April 2018

16 of 78

NXP Semiconductors

LPC81xM

32-bit ARM Cortex-M0+ microcontroller

• Program the input glitch filter with different filter constants using one of the IOCON

divided clock signals (IOCONCLKCDIV, see Figure 10 “LPC81xM clock generation”).

You can also bypass the glitch filter.

• Invert the input signal.

• Hysteresis can be enabled or disabled.

• For pins PIO0_10 and PIO0_11, select the I2C-mode and output driver for standard

digital operation, for I2C standard and fast modes, or for I2C Fast mode+.

• On mixed digital/analog pins, enable the analog input mode. Enabling the analog

mode disconnects the digital functionality.

Remark: The functionality of each I/O pin is flexible and is determined entirely through the

switch matrix. See Section 8.9 for details.

8.8.1 Standard I/O pad configuration

Figure 8 shows the possible pin modes for standard I/O pins with analog input function:

• Digital output driver with configurable open-drain output

• Digital input: Weak pull-up resistor (PMOS device) enabled/disabled

• Digital input: Weak pull-down resistor (NMOS device) enabled/disabled

• Digital input: Repeater mode enabled/disabled

• Digital input: Input glitch filter selectable on all pins

• Analog input

LPC81xM bảng dữ liệu(PDF) 16 Page - NXP Semiconductors