CS5530A datasheet(55/259 Pages) AMD

55 / 259 page

AMD Geode™ CS5530A Companion Device Data Book

Resets and Clocks

Revision 1.1

4.3

Resets and Clocks

The operations of resets and clocks in the CS5530A are

described in this section of the Functional Description.

4.3.1

Resets

The CS5530A generates two reset signals, PCI_RST# to

the PCI bus and CPU_RST to the GX1 processor. These

resets are generated after approximately 100 µs delay from

POR# active as depicted in Figure 4-5.

At any state, Power-on/Resume/Reset, the 14.31818 MHz

oscillator must be active for the resets to function.

4.3.2

ISA Clock

The CS5530A creates the ISACLK from dividing the PCI-

CLK. For ISA compatibility, the ISACLK nominally runs at

8.33 MHz or less. The ISACLK dividers are programmed

via F0 Index 50h[2:0] as shown in Table 4-8.

Figure 4-5. CS5530A Reset

Table 4-8. ISACLK Divider Bits

Bit

Description

F0 Index 50h

PIT Control/ISA CLK Divider (R/W)

Reset Value = 7Bh

2:0

ISA Clock Divisor: Determines the divisor of the PCI clock used to make the ISA clock, which is typically programmed for

approximately 8 MHz.

000 = Reserved

100 = Divide by five

001 = Divide by two

101 = Divide by six

010 = Divide by three

110 = Divide by seven

011 = Divide by four

111 = Divide by eight

If 25 MHz PCI clock, use setting of 010 (divide by 3). If 30 or 33 MHz PCI clock, use a setting of 011 (divide by 4).

POR#

CPU_RST

PCI_RST#

100 µs

POR# minimum pulse width for CS5530A only (i.e., not a system specification) = 100 µs and 14 MHz must be running.

9 ms

CS5530A bảng dữ liệu(PDF) 55 Page - Advanced Micro Devices

CS5530A bảng dữ liệu(HTML) 55 Page - Advanced Micro Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL