công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

FDMF3170 bảng dữ liệu(PDF) 13 Page - ON Semiconductor

tên linh kiện FDMF3170
Giải thích chi tiết về linh kiện  Smart Power Stage (SPS) Modules
PDF  21 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  ONSEMI [ON Semiconductor]
Trang chủ  http://www.onsemi.com
Logo ONSEMI - ON Semiconductor

FDMF3170 bảng dữ liệu(HTML) 13 Page - ON Semiconductor

Back Button FDMF3170 Datasheet HTML 9Page - ON Semiconductor FDMF3170 Datasheet HTML 10Page - ON Semiconductor FDMF3170 Datasheet HTML 11Page - ON Semiconductor FDMF3170 Datasheet HTML 12Page - ON Semiconductor FDMF3170 Datasheet HTML 13Page - ON Semiconductor FDMF3170 Datasheet HTML 14Page - ON Semiconductor FDMF3170 Datasheet HTML 15Page - ON Semiconductor FDMF3170 Datasheet HTML 16Page - ON Semiconductor FDMF3170 Datasheet HTML 17Page - ON Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 21 page
background image
© 2016 Semiconductor Components Industries, LLC
www.onsemi.com
FDMF3170
Rev. 1.2
13
Functional Description
The SPS FDMF3170 is a driver plus MOSFET module
optimized for the synchronous buck converter topology.
A PWM input signal is required to properly drive the
high-side and the low-side MOSFETs. The part is
capable of driving speed up to 1 MHz.
EN and UVLO
The SPS FDMF3170 is enabled by both EN pin input
signal and VCC / PVCC UVLO. Table 1 summarizes the
enable and disable logics. With EN low and Vcc UVLO,
SPS is fully shut down. If VCC is ready but EN is low,
SPS goes to sleep mode with very low quiescent
current, where only critical circuitry such as the
bandgap and general housekeeping circuitry are alive.
The part should also read fuses/program itself during
this state.
Table 1.
UVLO and Driver State
VCC
UVLO
PVCC
UVLO
EN
Driver State
0
X
X
Full driver shutdown (GH,
GL=0), requires 40 µs for
startup
1
X
0
Partial driver shutdown
(GH, GL=0), requires 10 µs
for startup
1
0
1
Driver analog circuitry alive
but outputs forced into tri-
state (GH, GL=0)
1
1
1
Enabled
(GH/GL follow PWM)
X
X
Open/0 Disabled (GH, GL=0)
The FDMF3170 needs 40 µs time to go from fully
shutdown mode to power ready mode. The time is
10 µs from partial shutdown mode power ready. Before
power is ready, TMON pin is strongly pull low with a
50
 resistor. As a result, TMON pin can also be used
as a power ready indicator.
3-State PWM Input
The FDMF3170 incorporates a 3-state 3.3 V PWM input
gate drive design. The 3-state gate drive has both logic
HIGH and LOW levels, along with a 3-state shutdown
window. When the PWM input signal enters and
remains within the 3-state window for a defined hold-off
time (tD_HOLD-OFF), both GL and GH are pulled LOW.
This feature enables the gate drive to shut down both
high-side and low-side MOSFETs to support features
such as phase shedding, a common feature on multi-
phase voltage regulators.
Table 2.
Enable / PWM / 3-State / OFF# Logic
Enable
PWM
GH
GL
0
X
0
0
1
3-State
0
0
1
0
0
1
1
1
1
0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com