ST10F166 datasheet(57/62 Pages) STMICROELECTRONICS

57 / 62 page

ST10F166

57/62

AC Characteristics (Cont’d)

CLKOUT and READY for ST10F166,

CC =5 V

± 10 %;

SS =0V

A = 0 to +70

°C

L (for Port 0, Port 1, Port 4, ALE, RD, WR, BHE, CLKOUT) = 100 pF

Notes:

1) These timings are given for test purposes only, in order to assure recognition at a specific clock edge.

2) Demultiplexed bus is the worst case. For multiplexed bus 2TCL are to be added to the maximum values.

This adds even more time for deactivating READY.

Parameter

Symbol

Max. CPU Clock

= 20 MHz

Variable CPU Clock

1/2TCL = 1 to 20 MHz

Unit

min.

max.

min.

max.

CLKOUT cycle time

2TCL

CLKOUT high time

t30CC

–

TCL – 10

–

CLKOUT low time

t31CC

–

TCL – 10

–

CLKOUT rise time

–

CLKOUT fall time

–

CLKOUT rising edge to

ALE falling edge

0 + t

10 + t

0+ t

10 + t

Synchronous READY

setup time to CLKOUT

–

Synchronous READY

hold time after CLKOUT

–

Asynchronous READY

low time

–

2TCL + 15

–

Asynchronous READY

setup time 1)

t58SR

–

Asynchronous READY

hold time 1)

t59SR

–

Async. READY hold time

after RD, WR high (Demul-

tiplexed Bus)

t60SR

+2t

A +tF

TCL - 25

+2t

A +tF

ST10F166 bảng dữ liệu(PDF) 57 Page - STMicroelectronics

ST10F166 bảng dữ liệu(HTML) 57 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62

bảng dữ liệu tải về

Link URL