công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

LM12434CIWM bảng dữ liệu(PDF) 10 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
tên linh kiện LM12434CIWM
Giải thích chi tiết về linh kiện  Sign Data Acquisition System with Serial I/O and Self-Calibration
PDF  80 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  NSC [National Semiconductor (TI)]
Trang chủ  http://www.national.com
Logo NSC - National Semiconductor (TI)

LM12434CIWM bảng dữ liệu(HTML) 10 Page - National Semiconductor (TI)

Back Button LM12434CIWM Datasheet HTML 6Page - National Semiconductor (TI) LM12434CIWM Datasheet HTML 7Page - National Semiconductor (TI) LM12434CIWM Datasheet HTML 8Page - National Semiconductor (TI) LM12434CIWM Datasheet HTML 9Page - National Semiconductor (TI) LM12434CIWM Datasheet HTML 10Page - National Semiconductor (TI) LM12434CIWM Datasheet HTML 11Page - National Semiconductor (TI) LM12434CIWM Datasheet HTML 12Page - National Semiconductor (TI) LM12434CIWM Datasheet HTML 13Page - National Semiconductor (TI) LM12434CIWM Datasheet HTML 14Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 80 page
background image
20 Electrical Specifications (Continued)
23 DIGITAL SWITCHING CHARACTERISTICS
The following specifications apply to the LM12434 and LM12 L 438 for VAa
e
VDae 5V 33V
AGND e DGND e 0V CL (load capacitance) on output lines e 80 pF unless otherwise specified
Boldface limits apply for TA e TJ e TMIN to TMAX all other limits for TA e TJ e 25 C (Notes 6 7 and 9)
231 Standard Mode Interface (MICROWIREPLUSTM SCI and SPIQSPI)
Symbol
Parameter
Conditions
Typical
Limits
Units
(See
Figure Below)
(Note 10)
(Note 11)
(Limit)
t1
SCLK (Serial Clock) Period
100 125
ns (min)
t2
CS Set-Up Time to First
25 30
ns (min)
Clock Transition
t3
DI Valid Set-Up Time to Data
0
ns (min)
Capture Transition of SCLK
t4
DI Valid Hold Time to Data
40
ns (min)
Capture Transition of SCLK
t5
DO Hold Time from Data Shift
70 120
ns (max)
Transition of SCLK
t6
CS Hold Time from Last SCLK
Transition in a Read or Write Cycle
25
ns (min)
(Excluding Burst Read Cycle)
t7
CS Inactive to CS Active Again
3
CLK Cycle
(min)
t8
SCLK Idle Time between the
End of the Command Byte
3
CLK Cycle
Transfer and the Start of the
(min)
Data Transfer in Read Cycles
CLK is the main clock input to the device pin number 24 in PLCC package or pin number 2 in SO package
TLH11879 – 18
10



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com