ST68C554 datasheet(22/40 Pages) EXAR

22 / 40 page

ST16C554/554D/68C554

Rev. 3.10

LCR

Parity selection

Bit-5

Bit-4

Bit-3

No parity

Odd parity

Even parity

Force parity 1

Forced parity 0

LCR BIT-6:

When enabled the Break control bit causes a break

condition to be transmitted (the TX output is forced to

a logic 0 state). This condition exists until disabled by

setting LCR bit-6 to a logic 0.

Logic 0 = No TX break condition. (normal default

condition)

Logic 1 = Forces the transmitter output (TX) to a logic

0 for alerting the remote receiver to a line break

condition.

LCR BIT-7:

Not used - Initialized to a logic 0.

Modem Control Register (MCR)

This register controls the interface with the modem or

a peripheral device.

MCR BIT-0:

Logic 0 = Force -DTR output to a logic 1. (normal

default condition)

Logic 1 = Force -DTR output to a logic 0.

MCR BIT-1:

Logic 0 = Force -RTS output to a logic 1. (normal

default condition)

Logic 1 = Force -RTS output to a logic 0.

MCR BIT-2:

This bit is used in the Loopback mode only. In the

loopback mode this bit is use to write the state of the

modem -RI interface signal via -OP1.

MCR BIT-3: (Used to control the modem -CD signal

in the loopback mode.)

Logic 0 = Forces INT (A-D) outputs to the three state

mode during the 16 mode. (normal default condition)

In the Loopback mode, sets -OP2 (-CD) internally to a

logic 1.

Logic 1 = Forces the INT (A-D) outputs to the active

mode during the 16 mode. In the Loopback mode, sets

-OP2 (-CD) internally to a logic 0.

MCR BIT-4:

Logic 0 = Disable loopback mode. (normal default

condition)

Logic 1 = Enable local loopback mode (diagnostics).

MCR BIT 5-7:

Not used - Initialized to a logic 0.

Line Status Register (LSR)

This register provides the status of data transfers

between. the 554D and the CPU.

LSR BIT-0:

Logic 0 = No data in receive holding register or FIFO.

(normal default condition)

Logic 1 = Data has been received and is saved in the

receive holding register or FIFO.

LSR BIT-1:

Logic 0 = No overrun error. (normal default condition)

Logic 1 = Overrun error. A data overrun error occurred

in the receive shift register. This happens when addi-

tional data arrives while the FIFO is full. In this case

the previous data in the shift register is overwritten.

Note that under this condition the data byte in the

receive shift register is not transfered into the FIFO,

therefore the data in the FIFO is not corrupted by the

error.

LSR BIT-2:

Logic 0 = No parity error. (normal default condition)

Logic 1 = Parity error. The receive character does not

have correct parity information and is suspect. In the

FIFO mode, this error is associated with the character

at the top of the FIFO.

LSR BIT-3:

Logic 0 = No framing error. (normal default condition)

Logic 1 = Framing error. The receive character did not

ST68C554 bảng dữ liệu(PDF) 22 Page - Exar Corporation

ST68C554 bảng dữ liệu(HTML) 22 Page - Exar Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40

bảng dữ liệu tải về

Link URL