AD7294BCPZRL datasheet(28/48 Pages) AD

28 / 48 page

Data Sheet

AD7294

Rev. I | Page 27 of 47

The AD7294 contains internal registers (see Figure 49) that

store conversion results, high and low conversion limits, and

information to configure and control the device.

ADDRESS

POINTER

SERIAL BUS INTERFACE

SDA

SCL

COMMAND

RESULT

DAC

REGISTERS

TSENSE RESULT

REGISTERS × 3

TSENSE OFFSET

REGISTERS × 2

ALERT

REGISTERS × 3

CONFIGURATION

POWER-DOWN

HYSTERESIS

DATAHIGH/

DATALOW

REGISTERS × 18

CHANNEL

SEQUENCE

Figure 49. AD7294 Register Structure

Each data register has an address to which the address pointer

are read/write registers.

ADDRESS POINTER REGISTER

The address pointer register is an 8-bit register, in which the

6 LSBs are used as pointer bits to store an address that points

to one of the AD7294 data registers, see Table 9.

Table 9. AD7294 Register Address

Address in Hex

Registers (R is Read/W is Write)

Command Register (W)

Result Register (R)/DACA Value (W)

TSENSE1 Result (R)/DACB Value (W)

TSENSE2 Result (R)/DACC Value (W)

TSENSEINT Result (R)/DACD Value (W)

Alert Register A (R/W)

Alert Register B (R/W)

Alert Register C (R/W)

Channel Sequence Register (R/W)

Configuration Register (R/W)

Power-Down Register (R/W)

DATALOW Register VIN0 (R/W)

DATAHIGH Register VIN0 (R/W)

Hysteresis Register VIN0 (R/W)

DATALOW Register VIN1 (R/W)

DATAHIGH Register VIN1 (R/W)

Hysteresis Register VIN1 (R/W)

DATALOW Register, VIN2 (R/W)

DATAHIGH Register VIN2 (R/W)

Hysteresis Register VIN2 (R/W)

DATALOW Register VIN3 (R/W)

DATAHIGH Register VIN3 (R/W)

Hysteresis Register VIN3 (R/W)

DATALOW Register ISENSE1 (R/W)

DATAHIGH Register ISENSE1 (R/W)

Hysteresis Register ISENSE1 (R/W)

DATALOW Register ISENSE2 (R/W)

DATAHIGH Register ISENSE2 (R/W)

Hysteresis Register ISENSE2 (R/W)

DATALOW Register TSENSE1 (R/W)

DATAHIGH Register TSENSE1 (R/W)

Hysteresis Register TSENSE1 (R/W)

DATALOW Register TSENSE2 (R/W)

DATAHIGH Register TSENSE2 (R/W)

Hysteresis Register TSENSE2 (R/W)

DATALOW Register TSENSEINT (R/W)

DATAHIGH Register TSENSEINT (R/W)

Hysteresis Register TSENSEINT (R/W)

TSENSE1 Offset Register (R/W)

TSENSE2 Offset Register (R/W)

Factory Test Mode

AD7294BCPZRL bảng dữ liệu(PDF) 28 Page - Analog Devices

AD7294BCPZRL bảng dữ liệu(HTML) 28 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48

bảng dữ liệu tải về

Link URL