 |
công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
|
công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
MPC862 bảng dữ liệu(PDF) 16 Page - Motorola, Inc |
|
|
|||||||||||||||||||||||||||||
MPC862 bảng dữ liệu(HTML) 16 Page - Motorola, Inc |
|
|
16 / 88 page  16 MPC862/857T/857DSL Hardware Specifications MOTOROLA Bus Signal Timing Bus Signal Timing Table 7. Bus Operation Timings Num Characteristic 33 MHz 40 MHz 50 MHz 66 MHz Unit Min Max Min Max Min Max Min Max B1 CLKOUT period 30.30 30.30 25.00 30.30 20.00 30.30 15.15 30.30 ns B1a EXTCLK to CLKOUT phase skew (EXTCLK > 15 MHz and MF <= 2) -0.90 0.90 -0.90 0.90 -0.90 0.90 -0.90 0.90 ns B1b EXTCLK to CLKOUT phase skew (EXTCLK > 10 MHz and MF < 10) -2.30 2.30 -2.30 2.30 -2.30 2.30 -2.30 2.30 ns B1c CLKOUT phase jitter (EXTCLK > 15 MHz and MF <= 2) 1 -0.60 0.60 -0.60 0.60 -0.60 0.60 -0.60 0.60 ns B1d CLKOUT phase jitter1 -2.00 2.00 -2.00 2.00 -2.00 2.00 -2.00 2.00 ns B1e CLKOUT frequency jitter (MF < 10) 1 — 0.50 — 0.50 — 0.50 — 0.50 % B1f CLKOUT frequency jitter (10 < MF < 500) 1 — 2.00 — 2.00 — 2.00 — 2.00 % B1g CLKOUT frequency jitter (MF > 500) 1 — 3.00 — 3.00 — 3.00 — 3.00 % B1h Frequency jitter on EXTCLK 2 — 0.50 — 0.50 — 0.50 — 0.50 % B2 CLKOUT pulse width low (MIN = 0.040 x B1) 12.10 — 10.00 — 8.00 — 6.10 — ns B3 CLKOUT width high (MIN = 0.040 x B1) 12.10 — 10.00 — 8.00 — 6.10 — ns B4 CLKOUT rise time 3 (MAX = 0.00 x B1 + 4.00) — 4.00 — 4.00 — 4.00 — 4.00 ns B533 CLKOUT fall time3 (MAX = 0.00 x B1 + 4.00) — 4.00 — 4.00 — 4.00 — 4.00 ns B7 CLKOUT to A(0:31), BADDR(28:30), RD/WR, BURST, D(0:31), DP(0:3) invalid (MIN = 0.25 x B1) 7.60 — 6.30 — 5.00 — 3.80 — ns B7a CLKOUT to TSIZ(0:1), REG, RSV, AT(0:3), BDIP, PTR invalid (MIN = 0.25 x B1) 7.60 — 6.30 — 5.00 — 3.80 — ns B7b CLKOUT to BR, BG, FRZ, VFLS(0:1), VF(0:2) IWP(0:2), LWP(0:1), STS invalid 4 (MIN = 0.25 x B1) 7.60 — 6.30 — 5.00 — 3.80 — ns B8 CLKOUT to A(0:31), BADDR(28:30) RD/WR, BURST, D(0:31), DP(0:3) valid (MAX = 0.25 x B1 + 6.3) 7.60 13.80 6.30 12.50 5.00 11.30 3.80 10.00 ns B8a CLKOUT to TSIZ(0:1), REG, RSV, AT(0:3) BDIP, PTR valid (MAX = 0.25 x B1 + 6.3) 7.60 13.80 6.30 12.50 5.00 11.30 3.80 10.00 ns B8b CLKOUT to BR, BG, VFLS(0:1), VF(0:2), IWP(0:2), FRZ, LWP(0:1), STS Valid 4 (MAX = 0.25 x B1 + 6.3) 7.60 13.80 6.30 12.50 5.00 11.30 3.80 10.00 ns Freescale Semiconductor, Inc. For More Information On This Product, Go to: www.freescale.com |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Vietnamese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
