MPC862P datasheet(53/88 Pages) MOTOROLA

53 / 88 page

MOTOROLA

MPC862/857T/857DSL Hardware Speciﬁcations

CPM Electrical Characteristics

Figure 52. SI Receive Timing Diagram with Normal Clocking (DSC = 0)

83a

L1RCLK, L1TCLK width high (DSC = 1)3

P + 10

—

L1CLK edge to L1CLKO valid (DSC = 1)

—

30.00

L1RQ valid before falling edge of L1TSYNC4

1.00

—

L1TCL

L1GR setup time2

42.00

—

L1GR hold time

42.00

—

L1CLK edge to L1SYNC valid (FSD = 00) CNT = 0000, BYT =

0, DSC = 0)

—

0.00

1 The ratio SyncCLK/L1RCLK must be greater than 2.5/1.

2 These specs are valid for IDL mode only.

3 Where P = 1/CLKOUT. Thus for a 25-MHz CLKO1 rate, P = 40 ns.

4 These strobes and TxD on the ﬁrst bit of the frame become valid after L1CLK edge or L1SYNC, whichever is later.

Table 19. SI Timing (continued)

Num

Characteristic

All Frequencies

Unit

Min

Max

L1RXD

(Input)

L1RCLK

(FE=0, CE=0)

(Input)

L1RCLK

(FE=1, CE=1)

(Input)

L1RSYNC

(Input)

L1ST(4-1)

(Output)

71a

RFSD=1

BIT0

Freescale Semiconductor, Inc.

For More Information On This Product,

Go to: www.freescale.com

MPC862P bảng dữ liệu(PDF) 53 Page - Motorola, Inc

MPC862P bảng dữ liệu(HTML) 53 Page - Motorola, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88

bảng dữ liệu tải về

Link URL