 |
công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
|
công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
AD2S1200YST bảng dữ liệu(PDF) 5 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD2S1200YST bảng dữ liệu(HTML) 5 Page - Analog Devices |
|
|
5 / 25 page  AD2S1200 Rev. 0 | Page 4 of 24 AD2S1200–SPECIFICATIONS Table 1. (AVDD = DVDD = 5.0 V ± 5% @ −40°C to +125°C CLKIN 8.192 MHz, unless otherwise noted.) Parameter Min Typ Max Unit Conditions/Comments Sin, Cos INPUTS1 Voltage 3.24 3.6 3.96 V p-p Sinusoidal waveforms, differential inputs Input Bias Current 2 µA VIN = 3.96 V p-p Input Impedance 1.0 MΩ VIN = 3.96 V p-p Common Mode Volts 100 mV Peak CMV @ SinLO, CosLO, with respect to REFOUT @ 10 kHz Phase Lock Range −45 +45 Degrees Sin/Cos vs. EXC output ANGULAR ACCURACY Angular Accuracy ±11 arc min Zero acceleration Y Grade ±22 arc min Zero acceleration W Grade Resolution 12 Bits Guaranteed no missing codes Linearity INL 2 LSB Zero acceleration, 0 to 1,000 rps Linearity DNL 0.3 LSB Guaranteed monotonic Repeatability 1 LSB Hysteresis 1 LSB VELOCITY OUTPUT Velocity Accuracy 2 LSB Zero acceleration Resolution 11 Bits Linearity 1 LSB Guaranteed by design 2 LSB max Offset 0 1 LSB Zero acceleration Dynamic Ripple 1 LSB Zero acceleration DYNAMIC PERFORMANCE Bandwidth 1,500 1,700 2,000 Hz Fixed Tracking Rate 1,000 rps Guaranteed by design. Tested to 800 rps. Acceleration Error 30 arc min At 10,000 rps2 Settling Time 179° Step Input 4.72 5.0 ms To within stated accuracy Settling Time 179° Step Input 3.7 3.8 ms To within one degree EXC, EXC OUTPUTS Voltage 3.34 3.6 3.83 V p-p Load ±100 µA Center Voltage 2.39 2.47 2.52 V Frequency 10 kHz FS1 = high, FS2 = high 12 kHz FS1 = high, FS2 = low 15 kHz FS1 = low, FS2 = high 20 kHz FS1 = low, FS2 = low EXC/EXC DC Mismatch 35 mV THD −60 −55 dB First five harmonics FAULT DETECTION BLOCK LOS Sin/Cos Threshold 2.86 2.92 3.0 V p-p DOS and LOT go low when Sin or Cos fall below threshold. Angular Accuracy (Worst Case) 45 Degrees LOS indicated before angular output error exceeds limit (3.96 V p-p input signal and 2.9 V LOS threshold). Angular Latency (Worst Case) 90 Degrees Maximum electrical rotation before LOS is indicated (3.96 V p-p input signal and 2.9 V LOS threshold). Time Latency 125 µs 1 The voltages Sin, SinLO, Cos, and CosLO relative to AGND must always be between 0.2 V and AVDD. |
|
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Vietnamese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
