AD9239 datasheet(33/41 Pages) AD

33 / 41 page

AD9239

Data Sheet

Rev. E | Page 32 of 40

NUMBER OF SDI/SDIO PINS CONNECTED TOGETHER

1.715

1.720

1.725

1.730

1.735

1.740

1.745

1.750

1.755

1.760

1.765

1.770

1.775

1.780

1.785

1.790

1.795

1.800

030

100

Figure 77. SDI/SDIO Pin Loading

DON’T CARE

SDIO

SCLK

tDH

tHI

tCLK

tLO

tDS

R/W

A12

A11

A10

A8A7

D5D4

D3D2

D1D0

CSB

Figure 78. Serial Timing Details

Table 15. Serial Timing Definitions

Parameter

Timing (Minimum, ns)

Description

tDS

Setup time between the data and the rising edge of SCLK

tDH

Hold time between the data and the rising edge of SCLK

tCLK

Period of the clock

Setup time between CSB and SCLK

Hold time between CSB and SCLK

tHI

Minimum period that SCLK should be in a logic high state

tLO

Minimum period that SCLK should be in a logic low state

tEN_SDI/SDIO

Minimum time for the SDI/SDIO pin to switch from an input to an output relative to the

SCLK falling edge (not shown in Figure 78)

tDIS_SDI/SDIO

Minimum time for the SDI/SDIO pin to switch from an output to an input relative to the

SCLK rising edge (not shown in Figure 78)

AD9239 bảng dữ liệu(PDF) 33 Page - Analog Devices

AD9239 bảng dữ liệu(HTML) 33 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41

bảng dữ liệu tải về

Link URL