công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

AD7771BCPZ bảng dữ liệu(PDF) 13 Page - Analog Devices

tên linh kiện AD7771BCPZ
Giải thích chi tiết về linh kiện  8-Channel, 24-Bit, Simultaneous Sampling ADC
PDF  99 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  AD [Analog Devices]
Trang chủ  http://www.analog.com
Logo AD - Analog Devices

AD7771BCPZ bảng dữ liệu(HTML) 13 Page - Analog Devices

Back Button AD7771BCPZ Datasheet HTML 9Page - Analog Devices AD7771BCPZ Datasheet HTML 10Page - Analog Devices AD7771BCPZ Datasheet HTML 11Page - Analog Devices AD7771BCPZ Datasheet HTML 12Page - Analog Devices AD7771BCPZ Datasheet HTML 13Page - Analog Devices AD7771BCPZ Datasheet HTML 14Page - Analog Devices AD7771BCPZ Datasheet HTML 15Page - Analog Devices AD7771BCPZ Datasheet HTML 16Page - Analog Devices AD7771BCPZ Datasheet HTML 17Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 99 page
background image
AD7771
Data Sheet
Rev. 0 | Page 12 of 98
SAR ADC TIMING CHARACTERISTISTICS
AVDD1x = 1.65 V, AVSSx1 = −1.65 V (dual supply operation), AVDD1x = 3.3 V, AVSSx = AGND, AVDD2 − AVSSx = 2.2 V to 3.6 V;
IOVDD = 1.8 V to 3.6 V; DGND = 0 V, REFx+/REFx− = 2.5 V (internal/external), MCLK = 8192 kHz; all specifications at TMIN to TMAX,
unless otherwise noted.
Table 5.
Parameter
Description2
Min
Typ
Max
Unit
t32
Conversion time
1
3.4
µs
t33
Acquisition time3
500
ns
t34
Delay time
50
ns
t35
Throughput data rate
256
kSPS
1
AVSSx refers to the following pins: AVSS1A, AVSS1B, AVSS2A, AVSS2B, AVSS3 and AVSS4. This term is used throughout the data sheet.
2
All input signals are specified with tR = tF = 1 ns/V (10% to 90% of IOVDD) and timed from a voltage level of (VIL + VIH)/2.
3
Direct mode enabled. If deglitch mode is enabled, add 1.5/MCLK as described in Table 29.
CS
CONVST_SAR
t33
t32
t35
t34
Figure 5. SAR ADC Timing Diagram
GPIO SRC UPDATE TIMING CHARACTERISTISTICS
AVDD1x = 1.65 V, AVSSx1 = −1.65 V (dual supply operation), AVDD1x = 3.3 V, AVSSx = AGND, AVDD2 − AVSSx = 2.2 V to 3.6 V;
IOVDD = 1.8 V to 3.6 V; DGND = 0 V, REFx+/REFx− = 2.5 V (internal/external), MCLK = 8192 kHz; all specifications TMIN to TMAX,
unless otherwise noted.
Table 6.
Parameter
Description2
Min
Typ
Max
Unit
t36
GPIO2 setup time
10
ns
t37
GPIO2 hold time—high resolution mode
MCLK
ns
GPIO2 hold time—low power mode
2 × MCLK
ns
t38
MCLK rising edge to GPIO1 rising edge time
20
ns
t39
GPIO0 setup time
5
ns
t40
GPIO0 hold time
MCLK
ns
1
AVSSx refers to the following pins: AVSS1A, AVSS1B, AVSS2A, AVSS2B, AVSS3 and AVSS4. This term is used throughout the data sheet.
2
All input signals are specified with tR = tF = 1 ns/V (10% to 90% of IOVDD) and timed from a voltage level of (VIL + VIH)/2.
MCLK
GPIO2
GPIO1
GPIO0
t36
t37
t38
t39
t40
Figure 6. GPIOs for SRC Update Timing Diagram



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com