công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

CS5471 bảng dữ liệu(PDF) 8 Page - Cirrus Logic

tên linh kiện CS5471
Giải thích chi tiết về linh kiện  DUAL CHANNEL DELTA SIGMA ANALOG TO DIGITAL CONVERTER
PDF  14 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  CIRRUS [Cirrus Logic]
Trang chủ  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS5471 bảng dữ liệu(HTML) 8 Page - Cirrus Logic

Back Button CS5471 Datasheet HTML 4Page - Cirrus Logic CS5471 Datasheet HTML 5Page - Cirrus Logic CS5471 Datasheet HTML 6Page - Cirrus Logic CS5471 Datasheet HTML 7Page - Cirrus Logic CS5471 Datasheet HTML 8Page - Cirrus Logic CS5471 Datasheet HTML 9Page - Cirrus Logic CS5471 Datasheet HTML 10Page - Cirrus Logic CS5471 Datasheet HTML 11Page - Cirrus Logic CS5471 Datasheet HTML 12Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 14 page
background image
CS5471
8
centage of full scale. Table 1 below illustrates the
ideal relationship between the differential voltage
presented any one of the input channels and the
corresponding output code. Note that for the cur-
rent channels, the state of the GAIN input pin is as-
sumed to driven low, such that the PGA gain on the
current channels is 1x. If the PGA gain of the cur-
rent channels is set to 20x, then a +40 mV differen-
tial voltage presented across the “IIN+” and “IIN-”
pins will cause a (nominal) output code of 32767.
Table 1. Nominal Relationship for Differential Input
Voltage vs. Output Code, for all channels. (Assume PGA
gain is set to 1x.)
2.3
High Rate Digital Filters
If the OWRS pin is set to logic low, the high-rate
filters are implemented as fixed sinc3 filters with
the following transfer function:
This filter samples the modulator bit stream at
XIN/8 Hz and decimates to XIN/2048 Hz.
If the OWRS pin is set to logic high, then the trans-
fer function is
The above filter samples the modulator bit stream
at XIN/8 Hz and decimates to XIN/1024 Hz.
2.4
Serial Interface
The CS5471 communicates with a target device via
a master serial data output port. Output data is pro-
vided on the SDO output synchronous with the
SCLK output.
A third output, FSO, is a framing signal used to sig-
nal the start of output data. These three outputs will
be driven as long as the SE (serial enable) input is
held high. Otherwise, these outputs will be high im-
pedance.
Input Voltage
(mV0-pk)
Output Code
(hexadecimal)
Output Code
(decimal)
+800
7FFF
32767
0.0122 to 0.0366
0001
1
-0.0122 to 0.0122
0000
0
-0.0122 to -0.0366
FFFF
-1
-800
8000
-32768
Hz
()
1z
256
–
–
1z
1
–
–
----------------------



3
=
Hz
()
1z
128
–
–
1z
1
–
–
----------------------



3
=
SCLK
FSO
SDO
Channel 1 (V)
64 0-value bits
Channel 1 (I)
Each data segment
is 16 bits long.
Figure 3. Serial Port Data Transfer



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com