WM8602SEDSSLASHV datasheet(35/46 Pages) WOLFSON

35 / 46 page

Product Preview

WM8602

PP Rev 1.5 May 2004

PCM TO PWM CONVERTER

The PCM to PWM converter converters the Pulse-Code Modulated (PCM) signal into a highly linear

Pulse-Width Modulated (PWM) signal. Table 44 defines the Pulse Repetition Frequency, (PRF),

output clock rate (OBCLK) and minimum pulse width for each supported sampling frequency.

PWMP

PWMM

OBCLK

Figure 22 PCM to PWM Converter

The PRF Frequency (TPWMP) of the Sub-woofer channel is half of the frequency defined in Table 44

in order to reduce power dissipation in the output stage.

PRF

(1/TPWMP)

Main Channel

SUB

OUTPUT BITCLOCK

FREQUENCY

(1/TOBCLK)

MINIMUM PULSE

WIDTH (TPWMM)

SAMPLING

FREQUENCY

[kHz]

[MHz]

[ns]

32kHz

384

192

98.304

122

44.1kHz

352.8

176.4

90.3168

133

48kHz

384

192

98.304

122

88.2kHz

352.8

176.4

90.3168

133

96kHz

384

192

98.304

122

176.4kHz

352.8

176.4

90.3168

133

192kHz

384

192

98.304

122

Table 44 Output Bitclock Frequency

Notes:

The correct Output Bitclock Frequency (TOBCLK) is generated by the built-in PLL of the WM8602

device. The incoming clock must meet the jitter specification defined in Table 3.

OUTPUT PHASE

The Phase control word determines whether the output of each channel is non-inverted or inverted.

ADDRESS

BIT

LABEL

DEFAULT

DESCRIPTION

Bit

Channel

Phase

1 = invert

R26 (1Ah)

Output Phase

6:0

PH[6:0]

0000000

SUB

1 = invert

Table 45 Phase

WM8602SEDS/V bảng dữ liệu(PDF) 35 Page - Wolfson Microelectronics plc

WM8602SEDS/V bảng dữ liệu(HTML) 35 Page - Wolfson Microelectronics plc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46

bảng dữ liệu tải về

Link URL