công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

DM505LRBABF bảng dữ liệu(PDF) 102 Page - Texas Instruments

Click here to check the latest version.
tên linh kiện DM505LRBABF
Giải thích chi tiết về linh kiện  SoC for Vision Analytics 15mm Package (ABF) Silicon Revision 2.0
PDF  290 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  TI1 [Texas Instruments]
Trang chủ  http://www.ti.com
Logo TI1 - Texas Instruments

DM505LRBABF bảng dữ liệu(HTML) 102 Page - Texas Instruments

Back Button DM505LRBABF Datasheet HTML 98Page - Texas Instruments DM505LRBABF Datasheet HTML 99Page - Texas Instruments DM505LRBABF Datasheet HTML 100Page - Texas Instruments DM505LRBABF Datasheet HTML 101Page - Texas Instruments DM505LRBABF Datasheet HTML 102Page - Texas Instruments DM505LRBABF Datasheet HTML 103Page - Texas Instruments DM505LRBABF Datasheet HTML 104Page - Texas Instruments DM505LRBABF Datasheet HTML 105Page - Texas Instruments DM505LRBABF Datasheet HTML 106Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 102 / 290 page
background image
DEVICE
clkout0
To quartz (from oscillator output).
resetn
rstoutn
External Reference Clock [0:2].
For Audio and other Peripherals
xref_clk1
sysboot[15:0]
From quartz (19.2, 20 or 27 MHz)
or from CMOS square clock source (19.2, 20 or 27MHz).
Boot Mode Configuration
xi_osc1
Warm reset output.
Device reset input.
porz
Power ON Reset.
xi_osc0
xo_osc0
xo_osc1
From quartz (range from
MHz)
or from CMOS square clock source(range from
MHz).
19.2 to 32
12 to 38.4
To quartz (from oscillator output).
clkout1
clkout2
xref_clk0
Output clkout[0:2] clocks come from:
• Either the input system clock and alternate clock (xi_osc0 or xi_osc1)
• Or a CORE clock (from CORE output)
• Or a 192-MHz clock (from PER DPLL output).
SPRS91v_CLK_01_SR2.0
xref_clk2
102
DM505
SPRS976D – NOVEMBER 2016 – REVISED JULY 2017
www.ti.com
Submit Documentation Feedback
Specifications
Copyright © 2016–2017, Texas Instruments Incorporated
Figure 5-4. Clock Interface
5.9.4.1
Input Clocks / Oscillators
•
The source of the internal system clock (SYS_CLK1) could be either:
–
A CMOS clock that enters on the xi_osc0 ball (with xo_osc0 left unconnected on the CMOS clock
case).
–
A crystal oscillator clock managed by xi_osc0 and xo_osc0.
•
The source of the internal system clock (SYS_CLK2) could be either:
–
A CMOS clock that enters on the xi_osc1 ball (with xo_osc1 left unconnected on the CMOS clock
case).
–
A crystal oscillator clock managed by xi_osc1 and xo_osc1.
SYS_CLK1 is received directly from oscillator OSC0. For more information about SYS_CLK1 see Device
TRM, Chapter: Power, Reset, and Clock Management.
5.9.4.1.1 OSC0 External Crystal
An external crystal is connected to the device pins. Figure 5-5 describes the crystal implementation.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com