SPEAR600 datasheet(96/97 Pages) STMICROELECTRONICS

96 / 97 page

Revision history

SPEAr600

96/97

Doc ID 16259 Rev 3

09-May-2012

Modified FSMC feature on page 1

Figure 2: Typical system architecture using SPEAr600:

– Deleted SRAM and ROM blocks which were connected to the

FSMC block

– Substituted SSP with 3xSSP

– Added the RAS block.

Section 1.1: Main features on page 9:

– Deleted the word “/parallel” from bullet seven (about FSMC)

– Replaced SPI with SSP in bullet sixteen.

– Modified number of GPIOs to 10

– Added information about RAS (Reconfigurable Array Subsystem)

Chapter 2: Architecture overview: reviewed the first introduction part.

Section 2.4: Flexible static memory controller:

– Updated the introduction.

– Main features: changed the sentence “Provides independent chip

select for each memory bank" by "Provides only one chip select for

the first memory bank"

Table 3: Power supply pins: swapped ball R1 from the “Digital ground

group” to the “Analog ground group”.

Section 2.15: UARTs: corrected the value of the baud rate to 3 Mbps

Table 48: Timing characteristics for 8-bit NAND Flash configuration

and Table 49: Timing characteristics for 16-bit NAND Flash

configuration: added three footnotes.

Table 3: Power supply pins: swapped ball R1 from the “Digital ground

group” to the “Analog ground group”.

Section 2.15: UARTs: corrected the value of the baud rate in 3 Mbps

Table 48: Timing characteristics for 8-bit NAND Flash configuration

and Table 49: Timing characteristics for 16-bit NAND Flash

configuration: added three footnotes.

Created the new Section 2.24: Reconfigurable array subsystem

connectivity (RAS).

Section 3.3: Configuration modes and Section Table 16.: Multiplexing

scheme: removed additional PL_GPIOs, PL_CLK signals and

renamed GPIOs to EXPI IOs

Section 6.6.3: GMII-MII Receive timing specifications: added

Table 52: GMII-MII RX timings.

Changed parameter TO to TA and added TJ in Table 21:

Recommended operating conditions

Updated Table 62: SPEAr600 PBGA420 thermal resistance

characteristics.

Table 63.

Document revision history (continued)

Date

Revision

Changes

SPEAR600 bảng dữ liệu(PDF) 96 Page - STMicroelectronics

SPEAR600 bảng dữ liệu(HTML) 96 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97

bảng dữ liệu tải về

Link URL