TS8388BVFS datasheet(10/57 Pages) ATMEL

tên linh kiện	TS8388BVFS

Giải thích chi tiết về linh kiện	ADC 8-bit 1 GSPS

PDF	57 Pages

Scroll/Zoom	100%

nhà sản xuất	ATMEL [ATMEL Corporation]

Trang chủ	http://www.atmel.com

Logo

10 / 57 page

TS8388B

2144C–BDC–04/03

Timing Diagrams

Figure 2. TS8388B Timing Diagram (1 GSPS Clock Rate), Data Ready Reset, Clock Held at LOW Level

Figure 3. TS8388B Timing Diagram (1 GSPS Clock Rate), Data Ready Reset, Clock Held at HIGH Level

TC1

TC2

TA = 250 ps TBC

N+1

N+2

N+3

DIGITAL

OUTPUTS

(VIN, VINB)

Data Ready

(DR, DRB)

(CLK, CLKB)

N+5

N-4

N-3

N-2

N-1

TC = 1000 ps

N+4

TOD = 1360 ps

1360 ps

DRRB

1 ns (min)

TDR = 1320 ps

TPD: 4.0 Clock periods

1000 ps

TRDR = 720 ps

N-1

TD2 = TC2+TOD-TDR

= TC2+40 ps = 540 ps

TDR = 1320 ps

DATA

N-5

N+1

TD1 = TC1+TDR-TOD

= TC1-40 ps = 460 ps

TC1

TC2

TA = 250 ps TBC

N+1

N+2

DIGITAL

OUTPUTS

(VIN, VINB)

Data Ready

(DR, DRB)

(CLK, CLKB)

N+5

N-4

N-3

N-1

N-2

TC = 1000 ps

N+4

TOD = 1360 ps

1360 ps

DRRB

1 ns (min)

TDR = 1320 ps

TPD: 4.0 Clock periods

TRDR = 720 ps

N-1

TD2 = TC2+TOD-TDR

= TC2+40 ps = 540 ps

TDR = 1320 ps

DATA

N-5

N+1

1000 ps

TD1 = TC1+TDR-TOD

= TC1-40 ps = 460 ps

TS8388BVFS bảng dữ liệu(PDF) 10 Page - ATMEL Corporation

TS8388BVFS bảng dữ liệu(HTML) 10 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57

bảng dữ liệu tải về

Link URL