STM32L471RG datasheet(180/218 Pages) STMICROELECTRONICS

180 / 218 page

Electrical characteristics

STM32L471xx

180/218

DocID027226 Rev 1

Figure 33. SAI slave timing waveforms

SDMMC characteristics

Unless otherwise specified, the parameters given in Table 86 for SDIO are derived from

tests performed under the ambient temperature, fPCLKx frequency and VDD supply voltage

conditions summarized in Table 22: General operating conditions, with the following

configuration:

•

Output speed is set to OSPEEDRy[1:0] = 11

•

Capacitive load C = 30 pF

•

Measurement points are done at CMOS levels: 0.5 ₓ VDD

Refer to Section 6.3.14: I/O port characteristics for more details on the input/output

characteristics.

Table 86. SD / MMC dynamic characteristics, VDD=2.7 V to 3.6 V(1)

Symbol

Parameter

Conditions

Min

Typ

Max

Unit

fPP

Clock frequency in data transfer mode

MHz

SDIO_CK/fPCLK2 frequency ratio

4/3

tW(CKL)

Clock low time

fPP = 50 MHz

tW(CKH)

Clock high time

fPP = 50 MHz

CMD, D inputs (referenced to CK) in MMC and SD HS mode

tISU

Input setup time HS

fPP = 50 MHz

tIH

Input hold time HS

fPP = 50 MHz

4.5

CMD, D outputs (referenced to CK) in MMC and SD HS mode

tOV

Output valid time HS

fPP = 50 MHz

tOH

Output hold time HS

fPP = 50 MHz

CMD, D inputs (referenced to CK) in SD default mode

tISUD

Input setup time SD

fPP = 50 MHz

tIHD

Input hold time SD

fPP = 50 MHz

4.5

STM32L471RG bảng dữ liệu(PDF) 180 Page - STMicroelectronics

STM32L471RG bảng dữ liệu(HTML) 180 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL