SPC56ECxx datasheet(97/123 Pages) STMICROELECTRONICS

97 / 123 page

DocID17478 Rev 9

97/123

SPC564Bxx-SPC56ECxx

Electrical Characteristics

122

3.18.2

MII Transmit Signal Timing (TXD[3:0], TX_EN, TX_ER, TX_CLK)

The transmitter functions correctly up to a TX_CLK maximum frequency of 25 MHz +1%.

There is no minimum frequency requirement. In addition, the system clock frequency must

exceed four times the TX_CLK frequency in 2:1 mode and two times the TX_CLK frequency

in 1:1 mode.

The transmit outputs (TXD[3:0], TX_EN, TX_ER) can be programmed to transition from

either the rising or falling edge of TX_CLK, and the timing is the same in either case. This

options allows the use of non-compliant MII PHYs.

Refer to the Fast Ethernet Controller (FEC) chapter of the SPC564B74 and SPC56EC74

Reference Manual for details of this option and how to enable it.

Figure 22. MII transmit signal timing diagram

3.18.3

MII Async Inputs Signal Timing (CRS and COL)

Table 46. MII transmit signal timing(1)

Spec

Characteristic

Min

Max

Unit

TX_CLK to TXD[3:0],

TX_EN, TX_ER invalid

5—

TX_CLK to TXD[3:0],

TX_EN, TX_ER valid

—25

TX_CLK pulse width high

35%

65%

TX_CLK period

TX_CLK pulse width low

35%

65%

TX_CLK period

Output pads configured with SRE = 0b11.

TX_CLK (input)

TXD[3:0] (outputs)

TX_EN

TX_ER

Table 47. MII Async Inputs Signal Timing(1)

Spec

Characteristic

Min

Max

Unit

CRS, COL minimum pulse width

1.5

—

TX_CLK period

Output pads configured with SRE = 0b11.

SPC56ECxx bảng dữ liệu(PDF) 97 Page - STMicroelectronics

SPC56ECxx bảng dữ liệu(HTML) 97 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL