| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
STSPIN32F0 bảng dữ liệu(PDF) 24 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STSPIN32F0 bảng dữ liệu(HTML) 24 Page - STMicroelectronics |
|
24 / 40 page ![]() Device description STSPIN32F0 24/40 DocID029806 Rev 2 Figure 11. “Standby to normal” operation timing (CREG = 1 µF) Equation 1 6.5 Gate drivers The STSPIN32F0 device integrates a triple half-bridge gate driver able to drive N-channel power MOSFETs or IGBTs. The high-side section is supplied by a bootstrapped voltage technique with an integrated bootstrap diode. All the input lines (refer to Figure 2: Analog IC block diagram on page 6) are connected to a pull-down resistor (60 k typical value) to guarantee the low logic level during the device start-up. The high- and low-side outputs of same half-bridge cannot be simultaneously driven high thanks to an integrated interlocking function. Note: All the input lines of the analog IC have an internal pull-down to guarantee the low logic level during the device start-up and when the MCU lines are not present. tREG CREG VREG12 IREG12 lim ------------------------------------------ = |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |