công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

CC1020-RTR1 bảng dữ liệu(PDF) 15 Page - Texas Instruments

tên linh kiện CC1020-RTR1
Giải thích chi tiết về linh kiện  Low-Power RF Transceiver for Narrowband Systems
PDF  95 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  TI1 [Texas Instruments]
Trang chủ  http://www.ti.com
Logo TI1 - Texas Instruments

CC1020-RTR1 bảng dữ liệu(HTML) 15 Page - Texas Instruments

Back Button CC1020-RTR1 Datasheet HTML 11Page - Texas Instruments CC1020-RTR1 Datasheet HTML 12Page - Texas Instruments CC1020-RTR1 Datasheet HTML 13Page - Texas Instruments CC1020-RTR1 Datasheet HTML 14Page - Texas Instruments CC1020-RTR1 Datasheet HTML 15Page - Texas Instruments CC1020-RTR1 Datasheet HTML 16Page - Texas Instruments CC1020-RTR1 Datasheet HTML 17Page - Texas Instruments CC1020-RTR1 Datasheet HTML 18Page - Texas Instruments CC1020-RTR1 Datasheet HTML 19Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 15 / 95 page
background image
CC1020
www.ti.com
SWRS046H – NOVEMBER 2006 – REVISED MARCH 2015
4.10 Digital Inputs and Outputs
All measurements were performed using the two-layer PCB CC1020EMX reference design. See Figure 6-1. The electrical
specifications given for 868 MHz are also applicable for 902 to 928 MHz. TA = 25°C, AVDD = DVDD = 3.0 V,
fC = 14.7456 MHz if nothing else stated.
PARAMETER
MIN
TYP
MAX
UNIT
CONDITION
Logic "0" input voltage
0
0.3 × VDD
V
Logic "1" input voltage
0.7 × VDD
VDD
V
Output current –2.0 mA,
Logic "0" output voltage
0
0.4
V
3.0-V supply voltage
Output current 2.0 mA,
Logic "1" output voltage
2.5
VDD
V
3.0-V supply voltage
Input signal equals GND.
PSEL has an internal pullup
Logic “0” input current
N/A
–1
µA
resistor and during
configuration the current will
be –350 µA.
Logic “1” input current
N/A
1
µA
Input signal equals VDD
TX mode, minimum time DIO
must be ready before the
DIO setup time
20
ns
positive edge of DCLK. Data
should be set up on the
negative edge of DCLK.
TX mode, minimum time DIO
must be held after the
DIO hold time
10
ns
positive edge of DCLK. Data
should be set up on the
negative edge of DCLK.
Serial interface (PCLK, PDI, PDO and PSEL) timing
See Table 5-1 for more
specification
details
0 V on LNA_EN, PA_EN
0.90
mA
pins
0.5 V on LNA_EN,
0.87
mA
PA_EN pins
Source current
1.0 V on LNA_EN,
0.81
mA
PA_EN pins
1.5 V on LNA_EN,
0.69
mA
Pin drive,
PA_EN pins
See Figure 5-32 for more
LNA_EN,
details.
3.0 V on LNA_EN,
PA_EN
0.93
mA
PA_EN pins
2.5 V on LNA_EN,
0.92
mA
PA_EN pins
Sink current
2.0 V on LNA_EN,
0.89
mA
PA_EN pins
1.5 V on LNA_EN,
0.79
mA
PA_EN pins
Copyright © 2006–2015, Texas Instruments Incorporated
Specifications
15
Submit Documentation Feedback
Product Folder Links: CC1020



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com