| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
PC87351 bảng dữ liệu(PDF) 79 Page - National Semiconductor (TI) |
|
|
|
|||||||||||||||||||||||||||||
PC87351 bảng dữ liệu(HTML) 79 Page - National Semiconductor (TI) |
|
79 / 86 page ![]() 11.0 Device Characteristics (Continued) 79 www.national.com 11.2.5 PCICLK Timing Specifications 1. The PCI may have any clock frequency between nominal DC and 33 MHz. Device operational parameters at frequencies under 16 MHz may be guar- anteed by design rather than by testing. The clock frequency may be changed at any time during the operation of the system as long as the clock edges remain “clean” (monotonic) and the minimum cycle and high and low times are not violated. The clock may only be stopped in a low state. 2. Rise and fall times are specified in terms of the edge rate measured in V/ns. This slew rate must be met across the minimum peak-to-peak portion of the clock wavering as shown below. Symbol Parameter Min Max Units tCYC 1 PCICLK Cycle Time 30 ∞ ns tHIGH PCICLK High Time 11 ns tLOW PCCLK Low Time 11 ns - PCICLK Slew Rate2 1 4 V/ns 2.4 V 0.4 V 2.0 V 1.5 V 0.8 V 2.0 V, p-to-p (minimum) tHIGH tLOW tCYC |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |