AT89C51CC03U-RDTIM datasheet(119/195 Pages) ATMEL

119 / 195 page

119

AT89C51CC03

4182I–CAN–06/05

Table 65. CANSTCH Register

CANSTCH (S:B2h)

CAN Message Object Status Register

Note:

See Figure 50.

No default value after reset.

543

210

DLCW

TXOK

RXOK

BERR

SERR

CERR

FERR

AERR

Bit

Number

Bit Mnemonic Description

7DLCW

Data Length Code Warning

The incoming message does not have the DLC expected. Whatever the frame

type, the DLC field of the CANCONCH register is updated by the received

DLC.

6TXOK

Transmit OK

The communication enabled by transmission is completed.

When the controller is ready to send a frame, if two or more message objects

are enabled as producers, the lower index message object (0 to 13) is

supplied first.

This flag can generate an interrupt.

5RXOK

Receive OK

The communication enabled by reception is completed.

In the case of two or more message object reception hits, the lower index

message object (0 to 13) is updated first.

This flag can generate an interrupt.

BERR

Bit Error (Only in Transmission)

The bit value monitored is different from the bit value sent.

Exceptions:

the monitored recessive bit sent as a dominant bit during the arbitration field

and the acknowledge slot detecting a dominant bit during the sending of an

error frame.

This flag can generate an interrupt.

SERR

Stuff Error

Detection of more than five consecutive bits with the same polarity.

This flag can generate an interrupt.

2CERR

CRC Error

The receiver performs a CRC check on each destuffed received message

from the start of frame up to the data field.

If this checking does not match with the destuffed CRC field, a CRC error is

set.

This flag can generate an interrupt.

1FERR

Form Error

The form error results from one or more violations of the fixed form in the

following bit fields:

CRC delimiter

acknowledgment delimiter

end_of_frame

This flag can generate an interrupt.

AERR

Acknowledgment Error

No detection of the dominant bit in the acknowledge slot.

This flag can generate an interrupt.

AT89C51CC03U-RDTIM bảng dữ liệu(PDF) 119 Page - ATMEL Corporation

AT89C51CC03U-RDTIM bảng dữ liệu(HTML) 119 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL