MPC855 datasheet(33/76 Pages) MOTOROLA

33 / 76 page

MOTOROLA

MPC860 Family Hardware Speciﬁcations

Bus Signal Timing

Figure 9-21. Asynchronous External Master—Control Signals Negation Timing

Table 9-7 provides interrupt timing for the MPC860.

Figure 9-22 provides the interrupt detection timing for the external level-sensitive lines.

Figure 9-22. Interrupt Detection Timing for External Level Sensitive Lines

Figure 9-23 provides the interrupt detection timing for the external edge-sensitive lines.

Table 9-7. Interrupt Timing

Num

Characteristic 1

1 The timings I39 and I40 describe the testing conditions under which the IRQ lines are tested when being deﬁned as

level sensitive. The IRQ lines are synchronized internally and do not have to be asserted or negated with reference

to the CLKOUT.

The timings I41, I42, and I43 are speciﬁed to allow the correct function of the IRQ lines detection circuitry, and has

no direct relation with the total system interrupt latency that the MPC860 is able to support.

All Frequencies

Unit

Min

Max

I39

IRQx valid to CLKOUT rising edge (setup time)

6.00

—

I40

IRQx hold time after CLKOUT

2.00

—

I41

IRQx pulse width low

3.00

—

I42

IRQx pulse width high

3.00

—

I43

IRQx edge-to-edge time

× TCLOCKOUT

——

CSx, WE[0:3],

OE, GPLx,

BS[0:3]

B43

CLKOUT

IRQx

I39

I40

MPC855 bảng dữ liệu(PDF) 33 Page - Motorola, Inc

MPC855 bảng dữ liệu(HTML) 33 Page - Motorola, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76

bảng dữ liệu tải về

Link URL