công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

WM8510GEDS/V bảng dữ liệu(PDF) 22 Page - Wolfson Microelectronics plc

tên linh kiện WM8510GEDS/V
Giải thích chi tiết về linh kiện  MONO CODEC WITH SPEAKER DRIVER
PDF  56 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  WOLFSON [Wolfson Microelectronics plc]
Trang chủ  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8510GEDS/V bảng dữ liệu(HTML) 22 Page - Wolfson Microelectronics plc

Back Button WM8510GEDS/V Datasheet HTML 18Page - Wolfson Microelectronics plc WM8510GEDS/V Datasheet HTML 19Page - Wolfson Microelectronics plc WM8510GEDS/V Datasheet HTML 20Page - Wolfson Microelectronics plc WM8510GEDS/V Datasheet HTML 21Page - Wolfson Microelectronics plc WM8510GEDS/V Datasheet HTML 22Page - Wolfson Microelectronics plc WM8510GEDS/V Datasheet HTML 23Page - Wolfson Microelectronics plc WM8510GEDS/V Datasheet HTML 24Page - Wolfson Microelectronics plc WM8510GEDS/V Datasheet HTML 25Page - Wolfson Microelectronics plc WM8510GEDS/V Datasheet HTML 26Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 22 / 56 page
background image
WM8510
Product Preview
w
PP Rev 1.2 December 2004
22
DIGITAL ADC VOLUME CONTROL
The output of the ADCs can be digitally attenuated over a range from –127dB to 0dB in 0.5dB steps.
The gain for a given eight-bit code X is given by:
Gain = 0.5 x (x–255) dB for 1
≤ x ≤ 255, MUTE for x = 0
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
R15
ADC Digital
Volume
7:0
ADCVOL
[7:0]
11111111
( 0dB )
Left ADC Digital Volume Control
0000 0000 = Digital Mute
0000 0001 = -127dB
0000 0010 = -126.5dB
... 0.5dB steps up to
1111 1111 = 0dB
INPUT LIMITER / AUTOMATIC LEVEL CONTROL (ALC)
The WM8510 has an automatic pga gain control circuit, which can function as an input peak limiter or
as an automatic level control (ALC).
In input peak limiter mode (ALCMODE bit = 1), a digital peak detector detects when the input signal
goes above a predefined level and will ramp the pga gain down to prevent the signal becoming too
large for the input range of the ADC. When the signal returns to a level below the threshold, the pga
gain is slowly returned to its starting level. The peak limiter cannot increase the pga gain above its
static level.
Figure 11 Input Peak Limiter Operation
In ALC mode (ALCMODE bit = 0) the circuit aims to keep a constant recording volume irrespective of
the input signal level. This is achieved by continuously adjusting the PGA gain so that the signal level
at the ADC input remains constant. A digital peak detector monitors the ADC output and changes the
PGA gain if necessary.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com