WM8608 datasheet(18/54 Pages) WOLFSON

18 / 54 page

WM8608

Product Preview

PP Rev 1.5 March 2004

2S MODE

In I

2S mode, the MSB is sampled on the second rising edge of BCLK following a LRCLK transition.

LRCLK is low during the left samples and high during the right samples.

LEFT CHANNEL

RIGHT CHANNEL

LRCLK

BCLK

DINFRONT

DINSRND

DINC_LFE

DINREAR

1/fs

n-2 n-1

LSB

MSB

n-2 n-1

LSB

MSB

1 BCLK

Figure 11 I

2S Mode TIming Diagram

DSP MODE A AND B

In DSP mode, the Front Left (FL) channel MSB is available on either the 1

st (mode B) or 2nd (mode

A) rising edge of BCLK (selectable by LRP) following a rising edge of LRCLK. Right channel data

immediately follows left channel data. Depending on word length, BCLK frequency and sample rate,

there may be unused BCLK cycles between the LSB of the right channel data and the next sample.

LRCLK

BCK

DINFRONT

Input Word Length (IWL)

1/fs

DINFRONT

LEFT

n-1

LSB

MSB

n-1

DINFRONT

RIGHT

DINSRND

LEFT

n-1

DINREAR

RIGHT

NO VALID DATA

1 BCLK

Figure 12 DSP Mode A Timing Diagram

LRCLK

BCK

DINFRONT

Input Word Length (IWL)

1/fs

DINFRONT

LEFT

n-1

LSB

MSB

n-1

DINFRONT

RIGHT

DINSRND

LEFT

n-1

DINREAR

RIGHT

NO VALID DATA

Figure 13 DSP Mode B Timing Diagram

WM8608 bảng dữ liệu(PDF) 18 Page - Wolfson Microelectronics plc

WM8608 bảng dữ liệu(HTML) 18 Page - Wolfson Microelectronics plc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54

bảng dữ liệu tải về

Link URL